

First: _____ Middle Initial: _____ Last: _____

This is a closed book exam. You must put your answers in the space provided. You have 3 hours, so allocate your time accordingly. *Please read the entire exam before starting.*

(4) Question 1. An embedded system will use an ADC to measure a parameter. The measurement system range is 0.0 to 199.9 and a resolution of 0.1. What is the smallest number of ADC bits that can be used?

(4) Question 2. An 8-bit ADC (different from the 9S12C32) has an input range of 0 to +2.5 volts and an output range of 0 to 255. What digital value will be returned when an input of +0.625 volts is sampled?

(2) Question 3. Consider the result of executing the following two 6812 assembly instructions.

```
ldaa #160
```

```
suba #140
```

What will be the value of the carry (C) bit?

(2) Question 4. Consider the result of executing the following two 6812 assembly instructions.

```
ldaa #-90
```

```
adda #-40
```

What will be the value of the overflow (V) bit?

(4) Question 5. A signed 16-bit binary fixed-point number system has a Δ resolution of $1/256$. What is the corresponding value of the number if the integer part stored in memory is 1152? (hint: $1152=1024+128$)

For questions 6,7

- A) Software performs a read SCISR1 with bit set followed by read SCIDRL
- B) Software performs a read SCISR1 with bit set followed by write SCIDRL
- C) Hardware sets it when there is data in the receive shift register
- D) Hardware sets it when there is data in the receive data register
- E) Hardware sets it when there is no data in the receive shift register
- F) Hardware sets it when there is no data in the receive data register
- G) Hardware sets it when there is data in the transmit shift register
- H) Hardware sets it when there is data in the transmit data register
- I) Hardware sets it when there is no data in the transmit shift register
- J) Hardware sets it when there is no data in the transmit data register

(4) **Question 6.** What sets the TDRE bit in the SCI? Choose a letter A-J _____

(4) **Question 7.** What sets the RDRF bit in the SCI? Choose a letter A-J _____

(4) **Question 8.** Assume the ADC sequence length is 3 (ATDCTL3 equals \$18) and \$85 is written into ATDCTL5. What happens? _____

- A) Channel 5 is sampled and the result is placed in ATDDR0
- B) Channel 5 is sampled and the result is placed in ATDDR5
- C) Channel 5 is sampled three times and the results are placed in ATDDR0-ATDDR2
- D) Channel 5 is sampled three times and the results are placed in ATDDR5-ATDDR7
- E) Channels 5,6,7 are sampled and the results are placed in ATDDR0-ATDDR2
- F) Channels 5,6,7 are sampled and the results are placed in ATDDR5-ATDDR7

(4) **Question 9.** Which three events cause an interrupt to occur? _____

Specify three letters in any order.

- A) The software disarms the interrupt (e.g., RTIE=0)
- B) The I bit in the CCR is set
- C) The I bit in the CCR is clear
- D) The software arms the interrupt (e.g., RTIE=1)
- E) The software acknowledges the interrupt, clearing the flag (e.g., RTIF=0)
- F) The software sets the flag bit (e.g., RTIF=1)
- G) The hardware sets the flag bit (e.g., RTIF=1)
- H) The hardware acknowledges the interrupt, clearing the flag (e.g., RTIF=0)

(4) **Question 10.** Assuming the variables are 16-bit integers, and all operations are _____ 16-bit integer functions, what error might occur in the following operation? The goal is to multiply N times 0.123 and store the result into M.

$$M = (123*N)/1000$$

- A) dropout
- B) floor
- C) overflow
- D) promotion
- E) demotion
- F) no error can occur because M will be less than N

(4) **Question 11.** What is the machine code for the following instruction? _____


std 5,sp

(5) **Question 12.** Give the simplified memory cycles produced when the following one instruction is executed. Assume the PC contains \$4000, Register X contains \$3900, Register A contains \$45 and Register B is \$67. Just show R/W=Read or Write, Address, and Data for each cycle. Memory locations \$3900 through \$390F contain \$00 to \$0F respectively.

```
$4000 6C31    std 2,x+
```

R/W	Addr	Data

(5) **Question 13.** You are given an LED with a 2V 20mA operating point. Interface this LED to the 9S12C32, such that the LED is on when PM0 is high (5V) and the LED is off when PM0 is low (0V). The output low voltage of the 7405 is 0.5V .Label all resistor values. No software is required.



(5) **Question 14.** Interface this switch to the 9S12C32, such that PM1 is high (5V) if the switch is not pressed and PM1 is low (0V) if the switch is pressed. You do not need to debounce the switch. Label all chip numbers and resistor values. No software is required.



(15) Question 15. In this problem you will implement two unsigned 16-bit local variables on the stack using register Y stack frame addressing and symbolic binding. Call one variable **front** and the other **back**. The code in this question is part of a subroutine, which ends in **rts**.

Part a) Show the assembly code that saves RegY, setups up RegY to point into the stack, and allocates the two 16-bit local variables.

Part b) Assume the stack pointer is equal to \$3F00, and then this subroutine is called. Draw a stack picture showing the return address, the two variables, RegY and the SP. (\$3800 is towards the top, and \$3FFF is towards the bottom of the picture). Shade elements that are on the stack.

Part c) Show the symbolic binding for **front** and **back**.


Part d) Show code that explicitly implements **back=2000;**

Part e) Show code that explicitly implements **front = 2*back;**

Part f) Show the assembly code that deallocates the two 16-bit local variables, and restores Y.


(15) **Question 16.** Implement the following one-input four-output Mealy finite state machine. The input is on Port T bit 0 and the output is on Port M bits 3,2,1,0. The initial state is **happy**. You do not need to show the stack initialization or the reset vector.

Part a) Show the ROM-based FSM data structure



Part b) Show the initialization and controller software. Initialize the direction registers, making all code friendly. You may add variables in any appropriate manner (registers, stack, or global RAM). The repeating execution sequence is ...input, output (depends on the input and state), next (depends on the input and state)... . Please make your code that accesses Port M friendly.

(15) Question 17. Design a software system that uses the RTI periodic interrupt to create the following repeating waveform on PT7 output.



The RTI vector is located at \$FFF0. The reset vector is located at \$FFFE. For example, a value of \$40 written to RTICTL will specify a 1.024ms interrupt period. Show all the software for this system: direction registers, global variables, stack initialization, RTI initialization, main program, RTI ISR, RTI vector and reset vector. The main program initializes the system, then executes a do-nothing loop. The RTI ISR performs output to Port T. Please make your code that accesses Port T friendly. Variables you need should be allocated in the appropriate places.

aba	8-bit add RegA=RegA+RegB	ediv	RegY=(Y:D)/RegX, unsigned divide
abx	unsigned add RegX=RegX+RegB	edivs	RegY=(Y:D)/RegX, signed divide
aby	unsigned add RegY=RegY+RegB	emac	16 by 16 signed mult, 32-bit add
adca	8-bit add with carry to RegA	emaxd	16-bit unsigned maximum in RegD
adcb	8-bit add with carry to RegB	emaxm	16-bit unsigned maximum in memory
adda	8-bit add to RegA	emind	16-bit unsigned minimum in RegD
addb	8-bit add to RegB	eminm	16-bit unsigned minimum in memory
addd	16-bit add to RegD	emul	RegY:D=RegY*RegD unsigned mult
anda	8-bit logical and to RegA	emuls	RegY:D=RegY*RegD signed mult
andb	8-bit logical and to RegB	eora	8-bit logical exclusive or to RegA
andcc	8-bit logical and to RegCC	eorb	8-bit logical exclusive or to RegB
asl/lsl	8-bit left shift Memory	etbl	16-bit look up and interpolation
asla/lsla	8-bit left shift RegA	exg	exchange register contents exg X,Y
aslb/lslb	8-bit arith left shift RegB	fdiv	unsigned fract div, X=(65536*D)/X
asld/lslld	16-bit left shift RegD	ibeq	increment and branch if result=0 ibeq Y,loop
asr	8-bit arith right shift Memory	ibne	increment and branch if result≠0 ibne A,loop
asra	8-bit arith right shift to RegA	idiv	16-bit unsigned div, X=D/X, D=rem
asrb	8-bit arith right shift to RegB	idivs	16-bit signed divide, X=D/X, D=rem
bcc	branch if carry clear	inc	8-bit increment memory
bclr	bit clear in memory bclr PTT,#\$01	inca	8-bit increment RegA
bcs	branch if carry set	incb	8-bit increment RegB
beq	branch if result is zero (Z=1)	ins	16-bit increment RegSP
bge	branch if signed ≥	inx	16-bit increment RegX
bgnd	enter background debug mode	iny	16-bit increment RegY
bgt	branch if signed >	jmp	jump always
bhi	branch if unsigned >	jsr	jump to subroutine
bhs	branch if unsigned ≥	lbcc	long branch if carry clear
bita	8-bit and with RegA, sets CCR	lbcs	long branch if carry set
bitb	8-bit and with RegB, sets CCR	lbeq	long branch if result is zero
ble	branch if signed ≤	lbge	long branch if signed ≥
blo	branch if unsigned <	lbgt	long branch if signed >
bls	branch if unsigned ≤	lbhi	long branch if unsigned >
blt	branch if signed <	lbhs	long branch if unsigned ≥
bmi	branch if result is negative (N=1)	lbld	long branch if signed ≤
bne	branch if result is nonzero (Z=0)	lblo	long branch if unsigned <
bpl	branch if result is positive (N=0)	lbls	long branch if unsigned ≤
bra	branch always	lbld	long branch if signed <
brclr	branch if bits are clear brclr PTT,#\$01,loop	lbmi	long branch if result is negative
brn	branch never	lbne	long branch if result is nonzero
brset	branch if bits are set brset PTT,#\$01,loop	lbpl	long branch if result is positive
bset	bit set clear in memory bset PTT,#\$04	lbra	long branch always
bsr	branch to subroutine	lbrn	long branch never
bvc	branch if overflow clear	lbvc	long branch if overflow clear
bvs	branch if overflow set	lbvs	long branch if overflow set
call	subroutine in expanded memory	ldaa	8-bit load memory into RegA
cba	8-bit compare RegA with RegB	ldab	8-bit load memory into RegB
clc	clear carry bit, C=0	ladd	16-bit load memory into RegD
cli	clear I=0, enable interrupts	lds	16-bit load memory into RegSP
clr	8-bit memory clear	ldx	16-bit load memory into RegX
clra	RegA clear	ldy	16-bit load memory into RegY
clrb	RegB clear	leas	16-bit load effective addr to SP
clv	clear overflow bit, V=0	leax	16-bit load effective addr to X
cmpa	8-bit compare RegA with memory	leay	16-bit load effective addr to Y
cmpb	8-bit compare RegB with memory	lsr	8-bit logical right shift memory
com	8-bit logical complement to memory	lsra	8-bit logical right shift RegA
coma	8-bit logical complement to RegA	lsrb	8-bit logical right shift RegB
comb	8-bit logical complement to RegB	lsrd	16-bit logical right shift RegD
cpd	16-bit compare RegD with memory	maxa	8-bit unsigned maximum in RegA
cpx	16-bit compare RegX with memory	maxm	8-bit unsigned maximum in memory
cpy	16-bit compare RegY with memory	mem	determine the membership grade
daa	8-bit decimal adjust accumulator	mina	8-bit unsigned minimum in RegA
dbeq	decrement and branch if result=0 dbeq Y,loop	minm	8-bit unsigned minimum in memory
dbne	decrement and branch if result≠0 dbne A,loop	movb	8-bit move memory to memory movb #100,PTT
dec	8-bit decrement memory	movw	16-bit move memory to memory movw #13,SCIBD
deca	8-bit decrement RegA	mul	RegD=RegA*RegB
decb	8-bit decrement RegB	neg	8-bit 2's complement negate memory
des	16-bit decrement RegSP	nega	8-bit 2's complement negate RegA
dex	16-bit decrement RegX	negb	8-bit 2's complement negate RegB
dey	16-bit decrement RegY	oraa	8-bit logical or to RegA
		orab	8-bit logical or to RegB

```

orcc  8-bit logical or to RegCC
psha  push 8-bit RegA onto stack
pshb  push 8-bit RegB onto stack
pshc  push 8-bit RegCC onto stack
pshd  push 16-bit RegD onto stack
pshx  push 16-bit RegX onto stack
pshy  push 16-bit RegY onto stack
pula  pop 8 bits off stack into RegA
pulb  pop 8 bits off stack into RegB
pulc  pop 8 bits off stack into RegCC
puld  pop 16 bits off stack into RegD
pulx  pop 16 bits off stack into RegX
puly  pop 16 bits off stack into RegY
rev   Fuzzy logic rule evaluation
revw  weighted Fuzzy rule evaluation
rol   8-bit roll shift left Memory
rola  8-bit roll shift left RegA
rolb  8-bit roll shift left RegB
ror   8-bit roll shift right Memory
rora  8-bit roll shift right RegA
rorb  8-bit roll shift right RegB
rtc   return sub in expanded memory
rti   return from interrupt
rts   return from subroutine
sba   8-bit subtract RegA-RegB
sbca  8-bit sub with carry from RegA
sbc  8-bit sub with carry from RegB
sec   set carry bit, C=1
sei   set I=1, disable interrupts
sev   set overflow bit, V=1
sex   sign extend 8-bit to 16-bit reg
      sex B,D
staa  8-bit store memory from RegA
stab  8-bit store memory from RegB
std   16-bit store memory from RegD
sts   16-bit store memory from SP
stx   16-bit store memory from RegX
sty   16-bit store memory from RegY
suba  8-bit sub from RegA
subb  8-bit sub from RegB
subd  16-bit sub from RegD
swi   software interrupt, trap
tab   transfer A to B
tap   transfer A to CC
tba   transfer B to A
tbeq  test and branch if result=0
      tbeq Y,loop
tbl   8-bit look up and interpolation
tbne  test and branch if result≠0
      tbne A,loop
tfr   transfer register to register
      tfr X,Y
tpa   transfer CC to A
trap  illegal instruction interrupt
trap  illegal op code, or software trap
tst   8-bit compare memory with zero
tsta  8-bit compare RegA with zero
tstb  8-bit compare RegB with zero
tsx   transfer S to X
tsy   transfer S to Y
txs   transfer X to S
tys   transfer Y to S
wai   wait for interrupt
wav   weighted Fuzzy logic average
xgdx  exchange RegD with RegX
xgdy  exchange RegD with RegY

```

example	addressing mode	Effective Address
ldaa #u	immediate	none
ldaa u	direct	EA is 8-bit address (0 to 255)
ldaa U	extended	EA is a 16-bit address
ldaa m,r	5-bit index	EA=r+m (-16 to 15)
ldaa v,+r	pre-increment	r=r+v, EA=r (1 to 8)
ldaa v,-r	pre-decrement	r=r-v, EA=r (1 to 8)
ldaa v,r+	post-increment	EA=r, r=r+v (1 to 8)
ldaa v,r-	post-decrement	EA=r, r=r-v (1 to 8)
ldaa A,r	Reg A offset	EA=r+A, zero padded
ldaa B,r	Reg B offset	EA=r+B, zero padded
ldaa D,r	Reg D offset	EA=r+D
ldaa q,r	9-bit index	EA=r+q (-256 to 255)
ldaa W,r	16-bit index	EA=r+W (-32768 to 65535)
ldaa [D,r]	D indirect	EA={r+D}
ldaa [W,r]	indirect	EA={r+W} (-32768 to 65535)

Freescale 6812 addressing modes

Pseudo op	meaning
org	Specific absolute address to put subsequent object code
= equ	Define a constant symbol
set	Define or redefine a constant symbol
dc.b db fcb .byte	Allocate byte(s) of storage with initialized values
fcc	Create an ASCII string (no termination character)
dc.w dw fdb .word	Allocate word(s) of storage with initialized values
dc.l dl .long	Allocate 32-bit long word(s) of storage with initialized values
ds ds.b rmb .blkb	Allocate bytes of storage without initialization
ds.w .blkw	Allocate bytes of storage without initialization
ds.l .blkl	Allocate 32-bit words of storage without initialization

00	0,X 5b const	10	-16,X 5b const	20	1,+X pre-inc	30	1,+X post-inc	40	0,Y 5b const	50	-16,Y 5b const	60	1,+Y pre-inc	70	1,+Y post-inc	80	0,SP 5b const	90	-16,SP 5b const	A0	1,+SP pre-inc	B0	1,SP+ post-inc	C0	0,PC 5b const	D0	-16,PC 5b const	E0	n,X 5b const	F0	n,SP 5b const
01	1,X 5b const	11	-15,X 5b const	21	2,+X pre-inc	31	2,+X post-inc	41	1,Y 5b const	51	-15,Y 5b const	61	2,+Y pre-inc	71	2,+Y post-inc	81	1,SP 5b const	91	-15,SP 5b const	A1	2,+SP pre-inc	B1	2,SP+ post-inc	C1	1,PC 5b const	D1	-15,PC 5b const	E1	-n,X 5b const	F1	-n,SP 5b const
02	2,X 5b const	12	-14,X 5b const	22	3,+X pre-inc	32	3,+X post-inc	42	2,Y 5b const	52	-14,Y 5b const	62	3,+Y pre-inc	72	3,+Y post-inc	82	2,SP 5b const	92	-14,SP 5b const	A2	3,+SP pre-inc	B2	3,SP+ post-inc	C2	2,PC 5b const	D2	-14,PC 5b const	E2	n,X 5b const	F2	n,SP 5b const
03	3,X 5b const	13	-13,X 5b const	23	4,+X pre-inc	33	4,+X post-inc	43	3,Y 5b const	53	-13,Y 5b const	63	4,+Y pre-inc	73	4,+Y post-inc	83	3,SP 5b const	93	-13,SP 5b const	A3	4,+SP pre-inc	B3	4,SP+ post-inc	C3	3,PC 5b const	D3	-13,PC 5b const	E3	[n,X] 16b indir	F3	[n,SP] 16b indir
04	4,X 5b const	14	-12,X 5b const	24	5,+X pre-inc	34	5,+X post-inc	44	4,Y 5b const	54	-12,Y 5b const	64	5,+Y pre-inc	74	5,+Y post-inc	84	4,SP 5b const	94	-12,SP 5b const	A4	5,+SP pre-inc	B4	5,SP+ post-inc	C4	4,PC 5b const	D4	-12,PC 5b const	E4	A,X A.offset	F4	A,SP A.offset
05	5,X 5b const	15	-11,X 5b const	25	6,+X pre-inc	35	6,+X post-inc	45	5,Y 5b const	55	-11,Y 5b const	65	6,+Y pre-inc	75	6,+Y post-inc	85	5,SP 5b const	95	-11,SP 5b const	A5	6,+SP pre-inc	B5	6,SP+ post-inc	C5	5,PC 5b const	D5	-11,PC 5b const	E5	B,X B.offset	F5	B,SP B.offset
06	6,X 5b const	16	-10,X 5b const	26	7,+X pre-inc	36	7,+X post-inc	46	6,Y 5b const	56	-10,Y 5b const	66	7,+Y pre-inc	76	7,+Y post-inc	86	6,SP 5b const	96	-10,SP 5b const	A6	7,+SP pre-inc	B6	7,SP+ post-inc	C6	6,PC 5b const	D6	-10,PC 5b const	E6	D,X D.offset	F6	D,SP D.offset
07	7,X 5b const	17	-9,X 5b const	27	8,+X pre-inc	37	8,+X post-inc	47	7,Y 5b const	57	-9,Y 5b const	67	8,+Y pre-inc	77	8,+Y post-inc	87	7,SP 5b const	97	-9,SP 5b const	A7	8,+SP pre-inc	B7	8,SP+ post-inc	C7	7,PC 5b const	D7	-9,PC 5b const	E7	[D,X] D.indirect	F7	[D,SP] D.indirect
08	8,X 5b const	18	-8,X 5b const	28	8,-X pre-dec	38	8,-X post-dec	48	8,Y 5b const	58	-8,Y 5b const	68	8,-Y pre-dec	78	8,-Y post-dec	88	8,SP 5b const	98	-8,SP 5b const	A8	8,-SP pre-dec	B8	8,SP- post-dec	C8	8,PC 5b const	D8	-8,PC 5b const	E8	n,Y 5b const	F8	n,PC 5b const
09	9,X 5b const	19	-7,X 5b const	29	7,-X pre-dec	39	7,-X post-dec	49	9,Y 5b const	59	-7,Y 5b const	69	7,-Y pre-dec	79	7,-Y post-dec	89	9,SP 5b const	99	-7,SP 5b const	A9	7,-SP pre-dec	B9	7,SP- post-dec	C9	9,PC 5b const	D9	-7,PC 5b const	E9	-n,Y 5b const	F9	-n,PC 5b const
0A	10,X 5b const	20	-6,X 5b const	30	6,-X pre-dec	40	6,-X post-dec	50	10,Y 5b const	60	-6,Y 5b const	70	6,-Y pre-dec	80	6,-Y post-dec	90	10,SP 5b const	0A	-6,SP 5b const	AA	6,-SP pre-dec	BA	6,SP- post-dec	CA	10,PC 5b const	DA	-6,PC 5b const	EA	n,Y 5b const	FA	n,PC 5b const
0B	11,X 5b const	21	-5,X 5b const	31	5,-X pre-dec	41	5,-X post-dec	51	11,Y 5b const	61	-5,Y 5b const	71	5,-Y pre-dec	81	5,-Y post-dec	91	11,SP 5b const	0B	-5,SP 5b const	AB	5,-SP pre-dec	BB	5,SP- post-dec	CB	11,PC 5b const	DB	-5,PC 5b const	EB	[n,Y] 16b indir	FB	[n,PC] 16b indir
0C	12,X 5b const	22	-4,X 5b const	32	4,-X pre-dec	42	4,-X post-dec	52	12,Y 5b const	62	-4,Y 5b const	72	4,-Y pre-dec	82	4,-Y post-dec	92	12,SP 5b const	0C	-4,SP 5b const	AC	4,-SP pre-dec	BC	4,SP- post-dec	CC	12,PC 5b const	DC	-4,PC 5b const	EC	A,Y A.offset	FC	A,PC A.offset
0D	13,X 5b const	23	-3,X 5b const	33	3,-X pre-dec	43	3,-X post-dec	53	13,Y 5b const	63	-3,Y 5b const	73	3,-Y pre-dec	83	3,-Y post-dec	93	13,SP 5b const	0D	-3,SP 5b const	AD	3,-SP pre-dec	BD	3,SP- post-dec	CD	13,PC 5b const	DD	-3,PC 5b const	ED	B,Y B.offset	FD	B,PC B.offset
0E	14,X 5b const	24	-2,X 5b const	34	2,-X pre-dec	44	2,-X post-dec	54	14,Y 5b const	64	-2,Y 5b const	74	2,-Y pre-dec	84	2,-Y post-dec	94	14,SP 5b const	0E	-2,SP 5b const	AE	2,-SP pre-dec	BE	2,SP- post-dec	CE	14,PC 5b const	DE	-2,PC 5b const	EE	D,Y D.offset	FE	D,PC D.offset
0F	15,X 5b const	25	-1,X 5b const	35	1,-X pre-dec	45	1,-X post-dec	55	15,Y 5b const	65	-1,Y 5b const	75	1,-Y pre-dec	85	1,-Y post-dec	95	15,SP 5b const	0F	-1,SP 5b const	AF	1,-SP pre-dec	BF	1,SP- post-dec	CF	15,PC 5b const	DF	-1,PC 5b const	EF	[D,Y] D.indirect	FF	[D,PC] D.indirect

Address	Bit 7	6	5	4	3	2	1	Bit 0	Name
\$0240	PT7	PT6	PT5	PT4	PT3	PT2	PT1	PT0	PTT
\$0242	DDRT7	DDRT6	DDRT5	DDRT4	DDRT3	DDRT2	DDRT1	DDRT0	DDRT
\$0250	PM7	PM6	PM5	PM4	PM3	PM2	PM1	PM0	PTM
\$0252	DDRM7	DDRM6	DDRM5	DDRM4	DDRM3	DDRM2	DDRM1	DDRM0	DDRM
\$0082	ADPU	AFFC	AWAI	ETRIGLE	ETRIGP	ETRIG	ASCIE	ASCIF	ATDCTL2
\$0083	0	S8C	S4C	S2C	S1C	FIFO	FRZ1	FRZ0	ATDCTL3
\$0084	SRES8	SMP1	SMP0	PRS4	PRS3	PRS2	PRS1	PRS0	ATDCTL4
\$0085	DJM	DSGN	SCAN	MULT	0	CC	CB	CA	ATDCTL5
\$0086	SCF	0	ETORF	FIFOR	0	CC2	CC1	CC0	ATDSTAT0
\$008B	CCF7	CCF6	CCF5	CCF4	CCF3	CCF2	CCF1	CCF0	ATDSTAT1
\$008D	Bit 7	6	5	4	3	2	1	Bit 0	ATDDIEN
\$0270	PAD7	PAD6	PAD5	PAD4	PAD3	PAD2	PAD1	PAD0	PTAD
\$0272	DDRAD7	DDRAD6	DDRAD5	DDRAD4	DDRAD3	DDRAD2	DDRAD1	DDRAD0	DDRAD

address	msb															lsb	Name
\$0090	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR0
\$0092	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR1
\$0094	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR2
\$0096	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR3
\$0098	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR4
\$009A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR5
\$009C	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR6
\$009E	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR7

Addr	Bit 7	6	5	4	3	2	1	Bit 0	Name
\$00C8	BTST	BSPL	BRLD	SBR12	SBR11	SBR10	SBR9	SBR8	SCIBD
\$00C9	SBR7	SBR6	SBR5	SBR4	SBR3	SBR2	SBR1	SBR0	SCICR2
\$00CB	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	
\$00CC	TDRE	TC	RDRF	IDLE	OR	NF	FE	PF	SCISR1
\$00CF	R7T7	R6T6	R5T5	R4T4	R3T3	R2T2	R1T1	R0T0	SCIDRL

Address	Bit 7	6	5	4	3	2	1	Bit 0	Name
\$0037	RTIF	PROF	0	LOCKIF	LOCK	TRACK	SCMIF	SCM	CRGFLG
\$0038	RTIE	0	0	LOCKIE	0	0	SCMIE	0	CRGINT
\$003B	0	RTR6	RTR5	RTR4	RTR3	RTR2	RTR1	RTR0	RTICTL

let **RTR6**, **RTR5**, **RTR4** be **n**, which is a 3-bit number ranging from 0 to 7

let **RTR3**, **RTR2**, **RTR1**, **RTR0** be **m**, which is a 4-bit number ranging from 0 to 15

RTI interrupt frequency (Hz) = $15625 * 2^{-n} / (m+1)$

RTI interrupt period (ms) = $0.064 * (m+1) * 2^n$

STD

Operation: (A : B) = M : M + 1

Description: Stores the content of double accumulator D in memory location M : M + 1. The content of D is unchanged.

Source Form	Address Mode	Object Code
STD <i>opr8a</i>	DIR	5C dd
STD <i>opr18a</i>	EXT	7C hh ll
STD <i>oprxd_xyvsp</i>	IDX	6C xb
STD <i>oprxd_xyvsp</i>	IDX1	6C xb ff
STD <i>oprxd_xyvsp</i>	IDX2	6C xb ee ff
STD [D, <i>xyvsp</i>]	[D,IDX]	6C xb
STD [<i>oprxd_xyvsp</i>]	[IDX2]	6C xb ee ff