First: _____ Middle Initial: ____ Last: _____ This is a closed book exam. You must put your answers in the space provided. You have 3 hours, so allocate your time accordingly. *Please read the entire exam before starting*.

(4) Question 1. An embedded system will use a 12-bit ADC to measure a parameter. The measurement system range is 0 to 10 cm. What is the *precision* in decimal digits?

(4) Question 2. An 11-bit ADC (not the 9S12) has an input range of 0 to +10 volts and an output range of 0 to 2047. What digital value will be returned when an input of +2.5 volts is sampled?

(2) Question 3. Consider the result of executing the following two 9S12 assembly instructions.
 ldaa #160
 suba #150
 What will be the value of the carry (C) bit?

(2) Question 4. Consider the result of executing the following two 9S12 assembly instructions.
 ldaa #-30
 adda #-90
 What will be the value of the overflow (V) bit?

(4) Question 5. Assume all 8 bits of PTT are output. Write software to clear PT5 (make it 0).

(4) Question 6. What is the bug in the following initialized global variable on the 9S12?org \$3900

Slope fdb 50

- **A)** \$3900 is not RAM
- **B**) RAM is volatile
- **C)** RAM is nonvolatile
- **D**) 50 is an 8-bit number, and **fdb** defines a 16-bit number
- E) Using global variables is poor style and should never be used.
- **F**) No error, this definition is acceptable.
- (4) Question 7. These seven events all occur during each output compare 7 interrupt.
 - 1) The **TCNT** equals **TC7** and the hardware sets the flag bit (e.g., C7F=1)
 - 2) The output compare 7 vector address is loaded into the PC
 - 3) The I bit in the CCR is set by hardware
 - 4) The software executes **movb #\$80,TFLG1**
 - 5) The CCR, A, B, X, Y, PC are pushed on the stack
 - 6) The software executes something like

```
ldd TC7
addd #1000
std TC7
```

7) The software executes rti

Which of the following sequences could be possible?. Pick one answer A-F (only one is correct) A) 1,3,5,2,4,6,7

- B) 4,1,3,5,2,6,7
- C) 1,2,5,3,4,6,7
- D) 1,5,3,2,6,4,7
- E) 5,3,2,1,4,6,7
- F) None of the above sequences are possible

(4) Question 8. Assume the E clock is 4 MHz (250 ns) and TSCR2 = 1. At what interrupt period will the output compare 7 interrupt described in Question 7 occur? GIVE UNITS

- (4) Question 9. What is the machine code for the following instruction?sty 2, sp+
- (4) Question 10. Is this a legal stack operation? Answer yes or no sty 2, sp+

(4) Question 11. Assume Height is the integer part of an 8-bit unsigned fixed-point variable with a resolution of 0.1 cm. The goal is to add 0.5 cm to the value of the variable. Will the following software always operate properly?

ldaa Height

sex A,D ;promote to 16 bits
addd #5 ;perform the addition in 16-bit mode
tfr D,A ;demote back to 8 bits
staa Height


- A) Yes, the program has no errors.
- B) No, overflow can occur.
- C) No, dropout can occur.
- D) No, the carry bit could be set
- E) No, one needs to divide by 10 to get the correct result.
- F) No, the **addd** instruction should have been **addd #0.5**

(5) Question 12. Give the simplified memory cycles produced when the following one instruction is executed. Assume the PC contains \$4200, and the SP equals 3FF0. Just show R/W=Read or Write, Address, and Data for each cycle. You may not need all 5 entries in the solution box.


\$4200 070E bsr \$4210

R/W	Addr	Data

(5) Question 13. You are given an LED with a 3V 10mA operating point. Interface this LED to the 9S12 using a 7406, such that the LED is on when PM1 is high (5V) and the LED is off when PM1 is low (0V). Label all resistor values. No software is required.



(5) Question 14. You are given a *double-pole* switch that has three pins. The figure shows the switch in the position that occurs when the switch is pressed. If the switch is pressed, pins 1 and 2 are connected (0 resistance) and pins 2 and 3 are not connected (infinite resistance). If the switch is not pressed, pins 2 and 3 are connected (0 resistance) and pins 1 and 2 are not connected (infinite resistance). Pins 1 and 3 are never connected (it is a *break-before-make* switch). Interface this switch to the 9S12, such that PM0 is high (5V) if the switch is pressed and PM0 is low (0V) if the switch is not pressed. You do not need to debounce the switch. Label all chip numbers and resistor values. No software is required.



(10) Question 15. In this problem you will implement three unsigned 8-bit local variables on the stack using Reg X stack frame addressing and symbolic binding. The variables are called front center and back. The code in this question is part of a subroutine, which ends in rts. Part a) Show the assembly code that (in this order) saves Register X, establishes the Register X stack frame, and allocates the three 8-bit local variables.


Part b) Assume the stack pointer is equal to \$3F0A just before jsr instruction is executed that calls this subroutine. Draw a stack picture showing the return address, the three variables, Register X, and the stack pointer SP. Cross-out the SP arrow and move it to its new location.

Part c) Show the symbolic binding for **front** center and back.

\$3F00 \$3F01 \$3F02 \$3F03 \$3F04 \$3F05 \$3F06 \$3F07 \$3F08 \$3F09 SP 🛁 \$3F0A

Part d) Show code that implements **center=100**; using *Reg X stack frame* addressing.

Part e) Show the assembly code that deallocates the local variables, and restores Reg X.



(10) Question 16. Write an assembly subroutine that starts the ADC to sample channel 2, waits for ADC to finish, then reads one 10-bit conversion from the ADC. You may assume the ADC interface is already initialized to sample one channel in 10-bit mode. Use busy-wait synchronization and return the result by value in Register X. The result should vary from 0 to 1023.

(10) Question 17. Write an assembly subroutine that waits for new input, then reads one 8-bit character from the SCI serial port. You may assume the serial port is already initialized to 1 start bit, 8 data bits, and 1 stop bit, running at 9600 bits/sec. Use busy-wait synchronization and return the result by value in Register B.

(15) Question 18. Write an assembly main program that implements this Mealy finite state machine. The FSM data structure, shown below, is given and cannot be changed. The next state links are defined as 16-bit pointers. Each state has 8 outputs and 8 next-state links. The input is on Port T bits 2,1,0 and the output is on Port M bits 5,4,3,2,1,0. There are three states (S0,S1,S2), and initial state is S0. Show all assembly software required to execute this machine including the reset vector. You need not be friendly, but do initialize the direction registers. The repeating execution sequence is input, output (depends on input and current state), next (depends on input and current state).

	org	\$4000 ;EPROM	
* Fi	lnite	State Machine	
S0	fcb	0,0,5,6,3,9,3,0	; Outputs for inputs 0 to 7
	fdb	s0,s0,s1,s1,s1,s2,s2,s2	; Next states for inputs 0 to 7
S1	fcb	1,2,3,9,6,5,3,3	; Outputs for inputs 0 to 7
	fdb	S2,S0,S0,S0,S2,S2,S2,S1	; Next states for inputs 0 to 7
S2	fcb	1,2,3,9,6,5,3,3	; Outputs for inputs 0 to 7
	fdb	S2,S2,S2,S2,S0,S0,S2,S1	; Next states for inputs 0 to 7

ble branch if signed ≤ blo branch if unsigned < bls branch if unsigned ≤

 blo
 blanch if unsigned ≤
 lbdq
 long branch if result is

 bls
 branch if unsigned ≤
 lbge
 long branch if signed ≥

 blt
 branch if signed <</td>
 lbgt
 long branch if signed ≥

 bmi
 branch if result is negative (N=1)
 lbhi
 long branch if unsigned >

 bne
 branch if result is nonzero (Z=0)
 lbhs
 long branch if unsigned ≥

 bpl
 branch always
 lblo
 long branch if unsigned ≤

 dbeq Y,loop
 movb #100,PTT

 dbne
 decrement and branch if result≠0
 movw 16-bit move memory to memory
 dbeq Y,loop dbne A,loop dec 8-bit decrement memory deca 8-bit decrement RegA decb 8-bit decrement RegB des 16-bit decrement RegSP 16-bit decrement RegX dex dey 16-bit decrement ReqY

aba & bit add RegA=RegA+RegB aby unsigned add RegX=RegX+RegB aby unsigned add RegX=RegX+RegB adca &-bit add with carry to RegA adca &-bit add with carry to RegA adca &-bit add to RegA adda &-bit add to RegD addb &-bit logical and to RegA andca &-bit logical and to RegA asab &-bit left shift Memory asla/Isl &-bit left shift RegA asr & bit arith right shift to RegA asrb &-bit arith right shift to RegA asrb &-bit arith right shift to RegA asrb &-bit arith right shift to RegA bod enter background debug mode bod branch if signed ≥ bod branch if unsigned > bit branch if unsigned ≤ bit branch if un bplbranch if result is positive (N=0)lblelong branch if signed ≤branch alwayslblolong branch if unsigned <</td>branch if bits are clearlblslong branch if unsigned <</td>branch neverlbllong branch if signed <</td>branch if bits are setlbllong branch if result is nonzerobrset branch if bits are setlbllong branch if result is nonzerobranch to subroutinelbllong branch if result is positivebstbranch if overflow clearlbrlong branch if overflow setbrbranch if overflow setlda8-bit load memory into RegAcall subroutine in expanded memorylda8-bit load memory into RegBclc clear carry bit, C=0lds16-bit load memory into RegYclr RegA clearleas16-bit load memory into RegYclr RegA clearleas16-bit load effective addr to SPclr clear overflow bit, V=0leas16-bit load effective addr to Xclv clear overflow bit, V=0lsr8-bit logical right shift RegAcom8-bit logical complement to RegAlsr8-bit logical right shift RegDcom8-bit logical complement to RegAlsr8-bit unsigned maximum in RegAcom8-bit logical complement to RegBlsr16-bit un movb #100,PTT movw #13,SCIBD mul RegD=RegA*RegB neg 8-bit 2's complement negate memor nega 8-bit 2's complement negate RegA negb 8-bit 2's complement negate RegB oraa 8-bit logical or to RegA 8-bit 2's complement negate memory oraa 8-bit logical or to RegA orab 8-bit logical or to RegB 8-bit logical or to RegA

orcc psha pshb pshc pshd pula pulb pulc puld pulc puld pulx puly rev revw rol rola rolb ror rora rorb rtc rti rts	return sub in expanded memory return from interrupt return from subroutine
sba sbca	8-bit subtract RegA-RegB 8-bit sub with carry from RegA
sbca	8-bit sub with carry from RegB
sec	set carry bit, C=1
sei	set I=1, disable interrupts
sev	set overflow bit, V=1
sex	sign extend 8-bit to 16-bit reg sex B,D
staa	8-bit store memory from RegA

	16-bit store memory from RegD 16-bit store memory from SP 16-bit store memory from RegX
subd	
swi	software interrupt, trap
tab	transfer A to B
tap	transfer A to CC
tba	
tbeq	test and branch if result=0
	tbeq Y,loop
tbl	8-bit look up and interpolation
tbne	test and branch if result≠0
	tbne A,loop
tfr	transfer register to register
	tfr X,Y
tpa	transfer CC to A
trap	illegal instruction interrupt
trap	illegal op code, or software trap
tst	8-bit compare memory with zero
tsta	1 5
tstb	1 5
tsx	transfer S to X
tsy	transfer S to Y
txs	
tys	transfer Y to S
wai	wait for interrupt
	weighted Fuzzy logic average
	exchange RegD with RegX
xgdy	exchange RegD with RegY

example	addressing mode	Effective Address
ldaa #u	immediate	none
ldaa u	direct	EA is 8-bit address (0 to 255)
ldaa U	extended	EA is a 16-bit address
ldaa m,r	5-bit index	EA=r+m (-16 to 15)
ldaa v,+r	pre-increment	r=r+v, EA=r (1 to 8)
ldaa v,-r	pre-decrement	r=r-v, EA=r (1 to 8)
ldaa v,r+	post-increment	EA=r, r=r+v (1 to 8)
ldaa v,r-	post-decrement	EA=r, r=r-v (1 to 8)
ldaa A,r	Reg A offset	EA=r+A, zero padded
ldaa B,r	Reg B offset	EA=r+B, zero padded
ldaa D,r	Reg D offset	EA=r+D
ldaa q,r	9-bit index	EA=r+q (-256 to 255)
ldaa W,r	16-bit index	EA=r+W (-32768 to 65535)
ldaa [D,r]	D indirect	$EA=\{r+D\}$
ldaa [W,r]	indirect	$EA=\{r+W\}$ (-32768 to 65535)

Freescale 6812 addressing modes

Pse	eudo o	р		meaning
org				Specific absolute address to put subsequent object code
=	equ			Define a constant symbol
set				Define or redefine a constant symbol
dc.b	db	fcb	.byte	Allocate byte(s) of storage with initialized values
fcc				Create an ASCII string (no termination character)
dc.w	dw	fdb	.word	Allocate word(s) of storage with initialized values
dc.l	dl		.long	Allocate 32-bit long word(s) of storage with initialized values
ds	ds.	b rmb	.blkb	Allocate bytes of storage without initialization
ds.w			.blkw	Allocate bytes of storage without initialization
ds.l			.blkl	Allocate 32-bit words of storage without initialization

Address	Bit	t 7	6		5		4	4		3			2		1		Bit 0	N	Name
\$0082	AD		AFI		AWA	٩I		IGLE	F	ETRIG	2	EТ	RIG	A	SCIE		SCIF		ATDCTL2
\$0083	C)	S8	С	S40	2	S2	2C		S1C		F	IFO		RZ1	I	FRZ0	A	ATDCTL3
\$0084	SRE	ES8	SM	P1	SMF	0	PR	S4		PRS3		P	RS2	I	PRS1	1	PRS0	A	ATDCTL4
\$0085	DJ		DSC		SCA			JLT		0			CC		CB		CA	A	ATDCTL5
\$0086	SC	CF	0		ETO	RF	FIF	OR		0		C	CC2		CC1		CC0	A	ATDSTAT0
\$008B	CC	F7	CC	F6	CCF		CC	CF4		CCF3		C	CF2	(CF1	(CCF0	A	ATDSTAT1
\$008D	Bit	t 7	6		5		4	4		3			2		1		Bit 0	A	ATDDIEN
\$0270	PTA		PTA	D6	PTAI)5	PTA	AD4	I	PTAD3		PT	AD2	P	FAD1		TAD0		PTAD
\$0272	DDR	AD7	DDR		DDRA	D5		AD4		DRAD		DD	RAD2	DE	RAD1		DRAD) [DDRAD
address	msb																ls		Name
\$0090	15	14	13	12	11	10	9	8	7	6		5	4	3	2	1	()	ATDDR0
\$0092	15	14	13	12	11	10	9	8	7	6		5	4	3	2	1	() .	ATDDR1
\$0094	15	14	13	12	11	10	9	8	7	6		5	4	3	2	1	() .	ATDDR2
\$0096	15	14	13	12	11	10	9	8	7	6		5	4	3	2	1	()	ATDDR3
\$0098	15	14	13	12	11	10	9	8	7	6		5	4	3	2	1	() .	ATDDR4
\$009A	15	14	13	12	11	10	9	8	7	6		5	4	3	2	1	() .	ATDDR5
\$009C	15	14	13	12	11	10	9	8	7	6		5	4	3	2	1	() .	ATDDR6
\$009E	15	14	13	12	11	10	9	8	7	6		5	4	3	2	1	() .	ATDDR7
address	msb																	ls	b Name
\$0044	15	14	13	12	11	10	9		8	7	6		5	4	3	2	1	0) TCNT
\$0050	15	14	13	12	11	10	9		8	7	6		5	4	3	2	1	0) TC0
\$0052	15	14	13	12	11	10	9		8	7	6		5	4	3	2	1	0	
\$0054	15	14	13	12	11	10	9		8	7	6		5	4	3	2	1	0	
\$0056	15	14	13	12	11	10	9		8	7	6		5	4	3	2	1	0	
\$0058	15	14	13	12	11	10	9		8	7	6		5	4	3	2	1	0	-
\$005A	15	14	13	12	11	10	9		8	7	6		5	4	3	2	1	0	
\$005C	15	14	13	12	11	10	9		8	7	6		5	4	3	2	1	0	
\$005E	15	14	13	12	11	10	9		8	7	6		5	4	3	2	1	0) TC7
	_				_					_		-							
Address		it 7	6		5		4			3		2		1		Bit 0		ame	
\$0046		EN	TSW		TSBC	ĸ	TFFC	A		0		0		0		0		SCRI	
\$004D	-	OI	0		0		0	4		CRE		PR2		PR1		PR0		SCR2	2
\$0040		DS7	IOS		IOS5		IOS			DS3		IOS2		IOS1		IOS0		IOS	
\$004C	_	27I	C6		C5I		C4I			3I		C2I		CII		COI		IE	
\$004E		7F	C6		C5F 0		C4F	1		3F		C2F		C1F		COF		FLG1	
\$004F		OF	0		Ŭ		0			0		0		0		0	1	FLG2	2
TSCR1 i																			
					ner to f		n nor	mally	7, 0 m	neans c	lisab	le ti	mer in	cludir	ig TCN	T			
TSCR2 i						-													
					PR0, wł										•	9 R2 ,	PR1,	PR0	1
	withou	it PLL	TCNT	is 4M	$Hz/2^n$,	with P	LL T	CNT	is 24	MHz/2	2 ⁿ . 1	1 ran	ges fro	m 0 m	o 7				
==04) _ :==			`

TIOS is the 8-bit output compare select register, one bit for each channel (1 = output compare, 0 = input capture)**TIE** is the 8-bit output compare arm register, one bit for each channel (1 = armed, 0 = disarmed)

1 1	0	· · ·	
Vector	Interrupt Source or		Local
Address	Trigger flag	Enable	Arm
\$FFFE	Reset	none	none
\$FFEE	Timer Channel 0, C0F	I bit	TIE.C0I
\$FFEC	Timer Channel 1, C1F	I bit	TIE.C1I
\$FFEA	Timer Channel 2, C2F	I bit	TIE.C2I
\$FFE8	Timer Channel 3, C3F	I bit	TIE.C3I
\$FFE6	Timer Channel 4, C4F	I bit	TIE.C4I
\$FFE4	Timer Channel 5, C5F	I bit	TIE.C5I
\$FFE2	Timer Channel 6, C6F	I bit	TIE.C6I
\$FFE0	Timer Channel 7, C7F	I bit	TIE.C7I

w	¢,	ĸ	20	W	20	Sa C	70	8	vo.	UV	UR UR	8	2	Se de la competition de la com	ED
ž	-16.X	1.+X	×:	20	-16.Y	}+1 8	*1 2	0.SP	-16.SP	1.+SP	ţ,	0.PC		, X.	n.SP
5b const	5b const	pre-inc	post-inc		5b const	pre-inc	post-inc	5b const	5b const	pre-inc	post-inc	5b const	5b const	9b const	9b const
01	11	21	31	41	51	61	71	81	91	A1	B1	c1 		E1	F1
1,X 5b const	-15,X 5b const	2,+X pre-inc	2,X+ post-inc	1,Y 5b const	-15,Y 5b const	2,+Y pre-inc	2, Y+ post-inc	1,SP 5b const	-15,SP 5b const	2,+SP pre-inc	2,SP+ post-inc	5b const	-15,PC 5b const	9b const	-n,SP 9b const
02	12	22	32	42	52	62	72	82	92	A2	B2	8	D2	E2	F2
2,X Eh overet	-14,X Eb const	3,+X	3,X+	2,Y Eh conet	-14,Y Eb const	3,+Y nre-inc	3,Y+ nost-inc	2,SP 5h const	-14,SP 5h const	3,+SP	3,SP+ cost-inc	2, PC	-14,PC 5h const	n,X 16h const	n,SP 16b const
100 000	100 000	hittin.	puerent 2.5	100 000	00 UUTIS-	23 53	72	0.0 0.0	03	A12	B3		D3	E3	53
3 X	13 13 X	X+ 7	4 X+	34	-13.V	4+7	4 44	3.5P	-13.SP	4+SP	430+	3.PC	13.PC	[n.X]	[n.SP]
5b const	5b const		post-inc		5b const	pre-inc	post-inc	5b const	5b const	pre-inc	post-inc	5b const		16b indr	16b indr
04	14	L	34	44	75	64	74	84	94	A4	P4	5	D4	E4	F4
4,X	-12,X	X+'9	÷ x	4,4	-12,Y	ג ני	+ ₹	4,SP	-12,SP	5,+SP	5,SP+	4,PC	-12,PC	A,X A a Martin	A,SP
5b const	18U00 0C	pre-mc	postinc	18000 OC	18U00 00	pre-mc	posHinc	18000 00	DD COMSI	pre-mo	positivo	1900 000	20 001181	V OI ISBI	A Olisel
05 5.7	15	25	35	45	22	65 2.2	75	85 7.07	95 11 CD	A5 2.000	B5 ,	8	D5	ŝ	F5
5b const	Sb const	a,+X pre-inc	6,X+ post-inc	5b const	-11,Y Sb const	bre-inc	6, Y + post-inc	5b const	Bb const	pre-inc	post-inc	5b const	Bb const	B offset	B offset
90	16	26	將	46	8	99	82	86	96	A6	88	8		E6	F6
6,X	-10,X	X+'L	4×-	6,Y	-10,Y	,×+,×	+ / / /	6,SP	-10,SP	7,+SP	7,SP+	6,PC	~	ă	D,SP
5b const	Stb const	pre-inc	post-inc	5b const	Sb const	pre-inc	post-inc	5b const	5b const	pre-inc	post-inc	5b const	const	D offset	D offset
07	17	27	37	47	5	67	77	87	20	A7	B7	C7		E7	F7
7,X Sh const	-9,X 5h const	8,+X nee-inc	8,X+ nost-inc	7,Y 5b const	5b const	8,+Y bre-inc	8,Y+ post-inc	7,SP 5b const	-9,SP 5b const	8,+SP Dre-Inc	8,SP+ post-inc	7,PC 5b const	5b const	D indirect	D indirect
UB DB	40	28	38	48	5.0	88	78	88	0.8	AR	B8	C8	Г	E8	F8
8,X	28- X,8-	8,-X	8,X-	8,Y	-8,Y	8,-4	8,Y-	8,SP	-8,SP	8-SP	8,SP-	8,PC	-8,PC	'n,Y	с, РС
5b const	5b const	pre-dec	post-dec	5b const	5b const	pre-dec	post-dec	5b const	5b const	pre-dec	post-dec	5b const	5b const	9b const	9b const
60	19	29 、	39 ~ ~	49	59 - 7	69	79	89 0 c D	99 7 c D	A9 7_cp	B9 7 cp.	C9 60	D9 7 DC	E9	F9 PC
5b const	5b const	A-4-	post-dec	5b const	5b const	pre-dec	post-dec	5b const	5b const	pre-dec	post-dec	5b const	5b const	9b const	9b const
DA	1A	2A	ЗA	4A	5A	6A	7A	8A	9A	M.	BA	CA	DA	EA	FA
10,X 5b const	-6,X 5b const	8,-X pre-dec	6,X- post-dec	10,Y 5b const	−6,Y 5b const	6,-Y pre-dec	6,Y- post-dec	10,SP 5b const	-6,SP 5b const	6,-SP pre-dec	6,SP- post-dec	10, PC 5b const	-6,PC 5b const	n,Y 16b const	16b const
08	18	2B	38	4B	58	89	7B	88	9B	AB	88	CB	DB 	EB	82
11,X 5b const	-5,X 5b const	5,-X pre-dec	5,X- post-dec	11,Y 5b const	-5,Y 5b const	5,-Y pre-dec	5,Y- post-dec	11,SP 5b const	-5,SP 5b const	5,-SP pre-dec	5,SP- post-dec	11, PC 5b const	5b const	[n, Y] 16b indr	(n, HC) 16b indr
	10	200	30	4C	20	ື່	70,	8	9C	AC on	BC 1 cn	800	DC) EC	FC A BC
12,X Stb connet	5b const	A,-X	4, X- post-dec	5D const	5b const	Pre-dec	4, 7- post-dec	50 const	5b const	pre-dec	post-dec	Bb const	5b const	A offiset	A offset
	đ	ล	30	40	SD	8	70	8	D 6	PD	BD	8	8	8	6
13,X Bh connet	-3,X Eh accest	3,-X	3,X-	13,Y 6h const	-3,Y 6h accest	3,-Y oon doo	3,Y- anot den	13,SP Phonet	-3,SP Showst	3,-SP me.dec	3,SP- nost-ter	13, PC	-3,PC	B,Y Rotfeet	B,PC Roffeet
		hanar	hon-tend			non-ori	human an								
0E 14 X	1E -2.X	2E 2X	3E 2 X-	4E 14.Y	5E -2.Y	ае 2Y	/E 2.Y-	8E 14.SP	9E -2.SP	AE 2SP	BE 2SP-	0E 14.PC	DE -2.PC	۲ ۲	D,PC
5b const	5b const	pre-dec	post-dec	5b const	5b const	pre-dec	post-dec	5b const	5b const	pre-dec	post-dec	5b const	5b const		D offset
	15	2F 、	3F	4F 15 V	5F 14 <	6F 1_V	7F 1V_	8F 14 CD	9F 1 cp	AF 1_ep	BF 1 cp_	CF 14 PC		Ē	FF ID PCI
5b const	5b const	pre-dec	post-dec	5b const	5b const	pre-dec	post-dec	5b const	5b const	pre-dec		5b const	5b const	D indirect	D indirect
L															

Addr	Bit 7	6	5	4	3	2	1	Bit 0	Name
\$00C8	BTST	BSPL	BRLD	SBR12	SBR11	SBR10	SBR9	SBR8	SCIBD
\$00C9	SBR7	SBR6	SBR5	SBR4	SBR3	SBR2	SBR1	SBR0	
\$00CB	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	SCICR2
\$00CC	TDRE	TC	RDRF	IDLE	OR	NF	FE	PF	SCISR1
\$00CF	R7T7	R6T6	R5T5	R4T4	R3T3	R2T2	R1T1	R0T0	SCIDRL

SCIBD is 16-bit SCI baud rate register, let \mathbf{n} be the 16-bit number Baud rate is 250 kHz/ \mathbf{n}

SCICR2 is 8-bit SCI control register

bit 7 TIE, Transmit Interrupt Enable, 0 = TDRE interrupts disabled, 1 = interrupt whenever TDRE set

bit 5 RIE, Receiver Interrupt Enable, 0 = RDRF interrupts disabled, 1 = interrupt whenever RDRF set

bit 3 TE, Transmitter Enable, 0 = Transmitter disabled, 1 = SCI transmit logic is enabled

bit 2 RE, Receiver Enable, 0 = Receiver disabled, 1 = Enables the SCI receive circuitry.

SCISR1 is 8-bit SCI status register

bit 7 TDRE, Transmit Data Register Empty Flag

Set if transmit data can be written to SCDR

Cleared by **SCISR1** read with TDRE set followed by **SCIDRL** write.

bit 5 RDRF, Receive Data Register Full

set if a received character is ready to be read from SCIDRL

Clear the RDRF flag by reading SCISR1 with RDRF set and then reading SCIDRL.

STY

Operation: $(Y_H : Y_L) \Rightarrow M : M + 1$

Description: Stores the content of index register Y in memory. The most significant byte of Y is stored at the specified address, and the least significant byte of Y is stored at the next higher byte address (the specified address plus one)

Source Form	Address Mode	Object Code
STY opr8a	DIR	5D dd
STY opr16a	EXT	7D hh 11
STY oprx0_xysp	IDX	6D xb
STY oprx9,xysp	IDX1	6D xb ff
STY oprx16,xysp	IDX2	6D xb ee ff
STY [D,xysp]	[D,IDX]	6D xb
STY [oprx16,xysp]	[IDX2]	6D xb ee ff

BSR (SP) - \$0002 ⇒ SP

Operation:

$$RTN_H : RTN_L \Rightarrow M_{(SP)} : M_{(SP+1)}$$

(PC) + Rel \Rightarrow PC

Description:

Sets up conditions to return to normal program flow, then transfers control to a subroutine. Uses the address of the instruction after the BSR as a return address.

Source Form	Address Mode	Object Code
BSR rel8	REL	07 rr