First: $\qquad$ Middle Initial: $\qquad$ Last: $\qquad$
This is a closed book exam. You must put your answers in the space provided. You have 3 hours, so allocate your time accordingly. Please read the entire exam before starting.
(4) Question 1. An embedded system will use a 12 -bit ADC to measure a parameter. The measurement system range is 0 to 10 cm . What is the precision in decimal digits?
(4) Question 2. An 11-bit ADC (not the 9S12) has an input range of 0 to +10 volts and an output range of 0 to 2047. What digital value will be returned when an input of +2.5 volts is sampled?
(2) Question 3. Consider the result of executing the following two 9 S12 assembly instructions.
ldaa \#160 suba \#150
What will be the value of the carry (C) bit?
(2) Question 4. Consider the result of executing the following two 9 S 12 assembly instructions.
ldaa \#-30
adda \#-90
What will be the value of the overflow (V) bit?
(4) Question 5. Assume all 8 bits of PTT are output. Write software to clear PT5 (make it 0).
(4) Question 6. What is the bug in the following initialized global variable on the 9S12?
org \$3900
Slope fdb 50
A) $\$ 3900$ is not RAM
B) RAM is volatile
C) RAM is nonvolatile
D) 50 is an 8 -bit number, and $\mathbf{f d b}$ defines a 16 -bit number
E) Using global variables is poor style and should never be used.
F) No error, this definition is acceptable.
(4) Question 7. These seven events all occur during each output compare 7 interrupt.

1) The TCNT equals TC7 and the hardware sets the flag bit (e.g., C7F=1)
2) The output compare 7 vector address is loaded into the PC
3) The I bit in the CCR is set by hardware
4) The software executes movb \#\$80, TFLG1
5) The CCR, A, B, X, Y, PC are pushed on the stack
6) The software executes something like
ldd TC7
addd \#1000
std TC7
7) The software executes $\mathbf{r t i}$

Which of the following sequences could be possible?. Pick one answer A-F (only one is correct)
A) $1,3,5,2,4,6,7$
B) $4,1,3,5,2,6,7$
C) $1,2,5,3,4,6,7$
D) $1,5,3,2,6,4,7$
E) $5,3,2,1,4,6,7$
F) None of the above sequences are possible
(4) Question 8. Assume the $\mathbf{E}$ clock is $4 \mathrm{MHz}(250 \mathrm{~ns})$ and $\mathbf{T S C R} 2=1$. At what interrupt period will the output compare 7 interrupt described in Question 7 occur? GIVE UNITS
(4) Question 9. What is the machine code for the following instruction? sty 2,sp+
(4) Question 10. Is this a legal stack operation? Answer yes or no sty 2,sp+
(4) Question 11. Assume Height is the integer part of an 8-bit unsigned fixed-point variable with a resolution of 0.1 cm . The goal is to add 0.5 cm to the value of the variable. Will the following software always operate properly?
ldaa Height
sex A,D ;promote to 16 bits
addd \#5 ;perform the addition in 16 -bit mode
tfr D,A ; demote back to 8 bits
staa Height
A) Yes, the program has no errors.
B) No, overflow can occur.
C) No, dropout can occur.
D) No, the carry bit could be set
E) No, one needs to divide by 10 to get the correct result.
F) No, the addd instruction should have been addd \#0. 5
(5) Question 12. Give the simplified memory cycles produced when the following one instruction is executed. Assume the PC contains $\$ 4200$, and the SP equals $\$ 3 F F 0$. Just show R/W=Read or Write, Address, and Data for each cycle. You may not need all 5 entries in the solution box.
\$4200 070E bsr \$4210

| R/W | Addr | Data |
| :--- | :--- | :--- |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |

(5) Question 13. You are given an LED with a 3 V 10 mA operating point. Interface this LED to the 9S12 using a 7406, such that the LED is on when PM1 is high (5V) and the LED is off when PM1 is low ( 0 V ). Label all resistor values. No software is required.

(5) Question 14. You are given a double-pole switch that has three pins. The figure shows the switch in the position that occurs when the switch is pressed. If the switch is pressed, pins 1 and 2 are connected ( 0 resistance) and pins 2 and 3 are not connected (infinite resistance). If the switch is not pressed, pins 2 and 3 are connected ( 0 resistance) and pins 1 and 2 are not connected (infinite resistance). Pins 1 and 3 are never connected (it is a break-before-make switch). Interface this switch to the 9S12, such that PM0 is high (5V) if the switch is pressed and PM0 is low ( 0 V ) if the switch is not pressed. You do not need to debounce the switch. Label all chip numbers and resistor values. No software is required.

(10) Question 15. In this problem you will implement three unsigned 8-bit local variables on the stack using Reg $X$ stack frame addressing and symbolic binding. The variables are called front center and back. The code in this question is part of a subroutine, which ends in rts.
Part a) Show the assembly code that (in this order) saves Register X, establishes the Register X stack frame, and allocates the three 8 -bit local variables.

Part b) Assume the stack pointer is equal to \$3F0A just before $\mathbf{j s r}$ instruction is executed that calls this subroutine. Draw a stack picture showing the return address, the three variables, Register X, and the stack pointer SP. Cross-out the SP arrow and move it to its new location.


Part d) Show code that implements center=100; using Reg X stack frame addressing.

Part e) Show the assembly code that deallocates the local variables, and restores Reg X.
(10) Question 16. Write an assembly subroutine that starts the ADC to sample channel 2, waits for ADC to finish, then reads one 10 -bit conversion from the ADC. You may assume the ADC interface is already initialized to sample one channel in 10 -bit mode. Use busy-wait synchronization and return the result by value in Register X . The result should vary from 0 to 1023.
(10) Question 17. Write an assembly subroutine that waits for new input, then reads one 8-bit character from the SCI serial port. You may assume the serial port is already initialized to 1 start bit, 8 data bits, and 1 stop bit, running at 9600 bits/sec. Use busy-wait synchronization and return the result by value in Register B.
(15) Question 18. Write an assembly main program that implements this Mealy finite state machine. The FSM data structure, shown below, is given and cannot be changed. The next state links are defined as 16 -bit pointers. Each state has 8 outputs and 8 next-state links. The input is on Port T bits $2,1,0$ and the output is on Port M bits $5,4,3,2,1,0$. There are three states (S0,S1,S2), and initial state is S0. Show all assembly software required to execute this machine including the reset vector. You need not be friendly, but do initialize the direction registers. The repeating execution sequence is input, output (depends on input and current state), next (depends on input and current state).

```
    org $4000 ;EPROM
```

* Finite State Machine
S0 fcb 0,0,5,6,3,9,3,0 ; Outputs for inputs 0 to 7
fdb S0,S0,S1,S1,S1,S2,S2,S2 ; Next states for inputs 0 to 7
S1 fcb 1,2,3,9,6,5,3,3 ; Outputs for inputs 0 to 7
fdb S2,S0,S0,S0,S2,S2,S2,S1 ; Next states for inputs 0 to 7
S2
fcb 1,2,3,9,6,5,3,3 ; Outputs for inputs 0 to 7
fdb S2,S2,S2,S2,S0,S0,S2,S1 ; Next states for inputs 0 to 7
aba 8-bit add RegA=RegA+RegB abx unsigned add RegX=RegX+RegB
aby unsigned add RegY=RegY+RegB
adca 8-bit add with carry to RegA
adcb 8-bit add with carry to RegB
adda 8-bit add to RegA
addb 8-bit add to RegB
addd 16-bit add to RegD
anda 8-bit logical and to RegA
andb 8-bit logical and to RegB
andcc 8-bit logical and to RegCC
asl/lsl 8-bit left shift Memory
asla/lsla 8-bit left shift RegA
aslb/lslb 8-bit arith left shift RegB
asld/lsld 16-bit left shift RegD
asr 8-bit arith right shift Memory
asra 8-bit arith right shift to RegA
asrb 8-bit arith right shift to RegB
bcc branch if carry clear
bclr bit clear in memory
bclr PTT, \#\$01
bcs branch if carry set
beq branch if result is zero ( $Z=1$ )
bge branch if signed $\geq$
bgnd enter background debug mode
bgt branch if signed >
bhi branch if unsigned >
bhs branch if unsigned $\geq$
bita 8-bit and with RegA, sets CCR
bitb 8-bit and with RegB, sets CCR
ble branch if signed $\leq$
blo branch if unsigned <
bls branch if unsigned $\leq$
blt branch if signed <
bmi branch if result is negative ( $\mathrm{N}=1$ )
bne branch if result is nonzero ( $Z=0$ )
bpl branch if result is positive ( $\mathrm{N}=0$ )
bra branch always
brclr branch if bits are clear
brclr PTT, \#\$01,loop
brn branch never
brset branch if bits are set
brset PTT, \#\$01,loop
bset bit set clear in memory
bset PTT,\#\$04
bsr branch to subroutine
bvc branch if overflow clear
bvs branch if overflow set
call subroutine in expanded memory
cba 8-bit compare RegA with RegB
clc clear carry bit, $C=0$
cli clear $I=0$, enable interrupts
clr 8-bit memory clear
clra RegA clear
clrb RegB clear
clv clear overflow bit, $V=0$
cmpa 8-bit compare RegA with memory
cmp.b 8-bit compare RegB with memory
com 8-bit logical complement to memory
coma 8-bit logical complement to RegA
comb 8-bit logical complement to RegB
cpd 16-bit compare RegD with memory
cpx 16-bit compare RegX with memory
cpy 16-bit compare RegY with memory
daa 8-bit decimal adjust accumulator
dbeq decrement and branch if result=0
dbeq Y,loop
dbne decrement and branch if result $\neq 0$ dbne A,loop
dec 8-bit decrement memory
deca 8-bit decrement RegA
decb 8-bit decrement RegB
des 16-bit decrement RegSP
dex 16-bit decrement RegX
dey 16-bit decrement RegY
ediv $\operatorname{Reg} Y=(Y: D) / R e g X, ~ u n s i g n e d ~ d i v i d e$
edivs RegY=(Y:D)/RegX, signed divide
emacs 16 by 16 signed mult, 32 -bit add
emaxd 16-bit unsigned maximum in RegD
emaxm 16-bit unsigned maximum in memory
emind 16-bit unsigned minimum in RegD
eminm 16-bit unsigned minimum in memory
emul RegY:D=RegY*RegD unsigned mult
emuls RegY:D=RegY*RegD signed mult
eora 8-bit logical exclusive or to RegA
eorb 8-bit logical exclusive or to RegB
etbl 16-bit look up and interpolation
exg exchange register contents exg $X, Y$
fdiv
ibeq
increment and branch if result=0 ibeq Y,loop
increment and branch if result $\neq 0$ ibne A, loop
16-bit unsigned div, $X=D / X, D=r e m$
16-bit signed divide, $X=D / X, D=r e m$
8-bit increment memory
8-bit increment RegA
8-bit increment RegB
16-bit increment RegSP
16-bit increment RegX
16-bit increment RegY
jump always
jump to subroutine
long branch if carry clear
long branch if carry set
long branch if result is zero
long branch if signed $\geq$
long branch if signed >
long branch if unsigned >
long branch if unsigned $\geq$
long branch if signed $\leq$
long branch if unsigned <
long branch if unsigned $\leq$
long branch if signed <
long branch if result is negative
long branch if result is nonzero
long branch if result is positive
long branch always
long branch never
long branch if overflow clear
long branch if overflow set
8-bit load memory into RegA
8-bit load memory into RegB
16-bit load memory into RegD
16-bit load memory into RegSP
16-bit load memory into RegX
16-bit load memory into RegY
16-bit load effective addr to SP
16-bit load effective addr to X
16-bit load effective addr to Y
8-bit logical right shift memory
8-bit logical right shift RegA
8-bit logical right shift RegB
16-bit logical right shift RegD
8-bit unsigned maximum in RegA
8-bit unsigned maximum in memory
determine the membership grade
8-bit unsigned minimum in RegA
8-bit unsigned minimum in memory
8-bit move memory to memory
movb \#100, PTT
16-bit move memory to memory
movw \#13,SCIBD
Reg $D=$ Reg $A *$ Reg $B$
8-bit 2's complement negate memory
8-bit 2's complement negate RegA
8-bit 2's complement negate RegB
8-bit logical or to RegA
8 -bit logical or to RegB

| orcc | 8-bit logical or to RegCC |
| :---: | :---: |
| a | push 8-bit RegA onto stack |
| pshb | push 8-bit RegB onto stack |
| pshc | push 8-bit RegCC onto stack |
| pshd | push 16-bit RegD onto stack |
| pshx | push 16-bit RegX onto stack |
| pshy | push 16-bit RegY onto stack |
| pula | pop 8 bits off stack into RegA |
| pulb | pop 8 bits off stack into RegB |
| pulc | pop 8 bits off stack into RegCC |
| puld | pop 16 bits off stack into RegD |
| pulx | pop 16 bits off stack into RegX |
| puly | pop 16 bits off stack into RegY |
| rev | Fuzzy logic rule evaluation |
| revw | weighted Fuzzy rule evaluation |
| rol | 8-bit roll shift left Memory |
| rola | 8-bit roll shift left RegA |
| rolb | 8-bit roll shift left RegB |
| ror | 8-bit roll shift right Memory |
| rora | 8-bit roll shift right RegA |
| rorb | 8-bit roll shift right RegB |
| rtc | return sub in expanded memory |
| rti | return from interrupt |
| rts | return from subroutine |
| sba | 8-bit subtract RegA-RegB |
| sbca | 8-bit sub with carry from RegA |
| sbcb | 8-bit sub with carry from RegB |
| sec | set carry bit, $\mathrm{C}=1$ |
| sei | set $I=1$, disable interrupts |
| sev | set overflow bit, $V=1$ |
| sex | ```sign extend 8-bit to 16-bit reg sex B,D``` |
| staa | 8-bit store memory from RegA |


| tab | 8-bit store memory from RegB |
| :---: | :---: |
| std | 16-bit store memory from RegD |
| ts | 16-bit store memory from SP |
| stx | 16-bit store memory from RegX |
| sty | 16-bit store memory from RegY |
| suba | 8-bit sub from RegA |
| subb | 8-bit sub from RegB |
| subd | 16-bit sub from RegD |
| swi | software interrupt, trap |
| tab | transfer A to B |
| tap | transfer A to CC |
| t.ba | transfer B to A |
| tbeq | ```test and branch if result=0 tbeq Y,loop``` |
| tbl | 8-bit look up and interpolation |
| tbne | test and branch if result $\neq 0$ tbne A,loop |
| tfr | transfer register to register tfr X,Y |
| tpa | transfer CC to A |
| trap | illegal instruction interrupt |
| trap | illegal op code, or software trap |
| tst | 8-bit compare memory with zero |
| tsta | 8-bit compare RegA with zero |
| tstb | 8-bit compare RegB with zero |
| tsx | transfer $S$ to X |
| tsy | transfer S to Y |
| xs | transfer X to S |
| tys | transfer $Y$ to $S$ |
| ai | wait for interrupt |
| wav | weighted Fuzzy logic average |
| xgdx | exchange RegD with RegX |
| xgdy | exchange RegD with RegY |


| example | addressing mode | Effective Address |
| :---: | :---: | :---: |
| ldaa \#u | immediate | none |
| ldaa u | direct | EA is 8-bit address (0 to 255) |
| ldaa U | extended | EA is a 16-bit address |
| ldaa m, r | 5-bit index | $\mathrm{EA}=r+\mathrm{m}$ (-16 to 15) |
| ldaa v , +r | pre-increment | $r=r+v, E A=r \quad(1$ to 8) |
| ldaa v , -r | pre-decrement | $r=r-v, E A=r \quad(1$ to 8) |
| ldaa v,r+ | post-increment | $\mathrm{EA}=r, r=r+\mathrm{V}$ (1 to 8) |
| ldaa v,r- | post-decrement | $E A=r, r=r-v \quad(1$ to 8) |
| ldaa A, r | Reg A offset | EA=r+A, zero padded |
| ldaa B, r | Reg B offset | EA $=r+B$, zero padded |
| ldaa D, r | Reg D offset | $E A=r+D$ |
| ldaa $9, r$ | 9-bit index | $\mathrm{EA}=r+\mathrm{q}$ (-256 to 255) |
| ldaa W, r | 16-bit index | $\mathrm{EA}=r+\mathrm{W}$ (-32768 to 65535) |
| ldaa [D, r] | D indirect | $\mathrm{EA}=\{r+\mathrm{D}\}$ |
| ldaa [W, r] | indirect | $\mathrm{EA}=\{r+W\} \quad(-32768$ to 65535) |

## Freescale 6812 addressing modes

| Pseudo op |  |  | meaning |
| :---: | :---: | :---: | :---: |
| org |  |  | Specific absolute address to put subsequent object code |
|  | equ |  | Define a constant symbol |
| set |  |  | Define or redefine a constant symbol |
| dc.b | db fcb | . byte | Allocate byte(s) of storage with initialized values |
| fcc |  |  | Create an ASCII string (no termination character) |
| dc.w | dw fdb | . word | Allocate word(s) of storage with initialized values |
| dc. 1 | dl | . long | Allocate 32-bit long word(s) of storage with initialized values |
| ds | ds.b rmb | . blkb | Allocate bytes of storage without initialization |
| ds.w |  | . blkw | Allocate bytes of storage without initialization |
| ds. 1 |  | .blkl | Allocate 32-bit words of storage without initialization |



| Address | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 | Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$0046 | TEN | TSWAI | TSBCK | TFFCA | 0 | 0 | 0 | 0 | TSCR1 |
| \$004D | TOI | 0 | 0 | 0 | TCRE | PR2 | PR1 | PR0 | TSCR2 |
| \$0040 | IOS7 | IOS6 | IOS5 | IOS4 | IOS3 | IOS2 | IOS1 | IOS0 | TIOS |
| \$004C | C7I | C6I | C5I | C4I | C3I | C2I | C1I | COI | TIE |
| \$004E | C7F | C6F | C5F | C4F | C3F | C2F | C1F | C0F | TFLG1 |
| \$004F | TOF | 0 | 0 | 0 | 0 | 0 | 0 | 0 | TFLG2 |

TSCR1 is the first 8-bit timer control register
bit 7 TEN, 1 allows the timer to function normally, 0 means disable timer including TCNT
TSCR2 is the second 8-bit timer control register
bits 2,1,0 are PR2, PR1, PR0, which select the rate, let $\mathbf{n}$ be the 3-bit number formed by PR2, PR1, PR0
without PLL TCNT is $4 \mathrm{MHz} / 2^{\mathbf{n}}$, with PLL TCNT is $24 \mathrm{MHz} / 2^{\mathbf{n}}$, $\mathbf{n}$ ranges from 0 to 7
TIOS is the 8 -bit output compare select register, one bit for each channel ( $1=$ output compare, $0=$ input capture)
TIE is the 8-bit output compare arm register, one bit for each channel ( $1=$ armed, $0=$ disarmed )

| Vector <br> Address | Interrupt Source or <br> Trigger flag | Enable | Local <br> Arm |
| :--- | :--- | :--- | :--- |
| \$FFFE | Reset | none | none |
| \$FFEE | Timer Channel 0, C0F | I bit | TIE.C0I |
| \$FFEC | Timer Channel 1, C1F | I bit | TIE.C1I |
| \$FFEA | Timer Channel 2, C2F | I bit | TIE.C2I |
| \$FFE8 | Timer Channel 3, C3F | I bit | TIE.C3I |
| \$FFE6 | Timer Channel 4, C4F | I bit | TIE.C4I |
| \$FFE4 | Timer Channel 5, C5F | I bit | TIE.C5I |
| \$FFE2 | Timer Channel 6, C6F | I bit | TIE.C6I |
| \$FFE0 | Timer Channel 7, C7F | I bit | TIE.C7I |


|  |  |  |  |  |  | W |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | ry |  |  |  |  |  | \|䓲 |
|  |  |  |  |  | 边 |  |  |  |  |  | $\left\lvert\, \begin{array}{r} 0 \text { 娄 } \\ 0.8 \\ Q_{0}^{4} \end{array}\right.$ |  |  |  |  |
|  | $\begin{array}{r} 8 \text { 震 } \\ \overline{0} \\ \hline 0 \\ \hline \end{array}$ |  |  | $\begin{array}{r} 0 . \\ 0 . \\ 8 \\ 8 \\ 8 \\ 8 \\ 8 \end{array}$ |  |  | $\begin{array}{r} 0 \\ \mathrm{~K} \\ \mathrm{~N} \\ \mathrm{~N} \\ \mathrm{O} \quad 6 \\ \hline \end{array}$ |  |  |  | $\left\lvert\, \begin{array}{r} 0 \\ \text { 号 } \\ \text { F } \\ 0 \end{array}\right.$ |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | － $\begin{array}{r}\text { ¢ } \\ \sim\end{array}$ |  |  | ¢ |  | 边 | ＋ |  |  |  | $\mathrm{m}^{\frac{1}{4} \frac{1}{4} \frac{1}{8}}$ | （ $\begin{array}{r}1 \\ > \\ 0 \\ 0\end{array}$ |  |  |  |
|  | －$\stackrel{\text { ci }}{\text { ¢ }}$ |  |  | \％${ }_{\text {\％}}^{\text {¢ }}$ |  | ＊ |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | $\begin{aligned} & \because=9 \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  | $*$ $\times \sim$ $\sim$ $*$ |  |  | 令 |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | ${ }_{\sim}^{\times} \stackrel{\times}{+}$ |  |  |  | （ ${ }^{\times}$ |  |  |  |  |  |  |
|  |  |  | $\times$ $\cdots$ $\cdots$ $\cdots$ |  |  |  | $\begin{array}{r}\times \times \text { ¢ } \\ \text { ¢ } \\ \hline 8 \\ \times \quad \% \\ \hline\end{array}$ |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & x \text { 苞 } \\ & \text { 合 } \\ & \hline \end{aligned}$ |


| Addr | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 | NameSCIBD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$00C8 | BTST | BSPL | BRLD | SBR12 | SBR11 | SBR10 | SBR9 | SBR8 |  |
| \$00C9 | SBR7 | SBR6 | SBR5 | SBR4 | SBR3 | SBR2 | SBR1 | SBR0 |  |
| \$00CB | TIE | TCIE | RIE | ILIE | TE | RE | RWU | SBK | SCICR2 |
| \$00CC | TDRE | TC | RDRF | IDLE | OR | NF | FE | PF | SCISR1 |
| \$00CF | R7T7 | R6T6 | R5T5 | R4T4 | R3T3 | R2T2 | R1T1 | R0T0 | SCIDRL |

SCIBD is 16 -bit SCI baud rate register, let $\mathbf{n}$ be the 16 -bit number Baud rate is $250 \mathrm{kHz} / \mathbf{n}$
SCICR2 is 8-bit SCI control register
bit 7 TIE, Transmit Interrupt Enable, $0=$ TDRE interrupts disabled, $1=$ interrupt whenever TDRE set bit 5 RIE, Receiver Interrupt Enable, $0=$ RDRF interrupts disabled, $1=$ interrupt whenever RDRF set bit 3 TE, Transmitter Enable, $0=$ Transmitter disabled, $1=$ SCI transmit logic is enabled
bit 2 RE, Receiver Enable, $0=$ Receiver disabled, $1=$ Enables the SCI receive circuitry.
SCISR1 is 8-bit SCI status register
bit 7 TDRE, Transmit Data Register Empty Flag
Set if transmit data can be written to SCDR
Cleared by SCISR1 read with TDRE set followed by SCIDRL write.
bit 5 RDRF, Receive Data Register Full
set if a received character is ready to be read from SCIDRL
Clear the RDRF flag by reading SCISR1 with RDRF set and then reading SCIDRL .
STY
Operation: $\quad\left(Y_{H}: Y_{L}\right) \Rightarrow M: M+1$
Description: Stores the content of index register $Y$ in memory. The most significant byte of $Y$ is stored at the specified address, and the least significant byte of $Y$ is stored at the next higher byte address (the specified address plus one).

| Source Form | Address <br> Mode | Object Code |
| :--- | :---: | :--- |
| STY opr8a | DIR | 5D dd |
| STY opr16a | EXT | 7D hh 11 |
| STY oprx0_xysp | IDX | 6D xb |
| STY oprx9,xysp | IDX1 | 6D xb ff |
| STY oprx16,xysp | IDX2 | 6D xb ee ff |
| STY [D,xysp] | $[\mathrm{D,IDX]}$ | 6D xb |
| STY [oprx18,xysp] | [IDX2] | 6D xb ee ff |

BSR
Operation: $\quad(\mathrm{SP})-\$ 0002 \Rightarrow \mathrm{SP}$
RTN $_{H}:$ RTN $_{\mathrm{L}} \Rightarrow \mathrm{M}_{(\mathrm{SP})}: \mathrm{M}_{(\mathrm{SP}+1)}$
$(\mathrm{PC})+\mathrm{Rel} \Rightarrow \mathrm{PC}$
Description: Sets up conditions to return to normal program flow, then transfers control to a subroutine. Uses the address of the instruction after the BSR as a return address.

| Source Form | Address <br> Mode | Object Code |
| :--- | :---: | :--- |
| BSR rel8 | REL | 07 rr |

