First:
Middle Initial: $\qquad$ Last: $\qquad$
This is a closed book exam. You must put your answers in the space provided. You have 3 hours, so allocate your time accordingly. Please read the entire exam before starting.

## Please read and affirm our honor code:

"The core values of The University of Texas at Austin are learning, discovery, freedom, leadership, individual opportunity, and responsibility. Each member of the university is expected to uphold these values through integrity, honesty, trust, fairness, and respect toward peers and community."

Signed:
December 12, 2008
(4) Question 1. An embedded system will use an 11-bit ADC to measure a distance. The measurement system range is -5 to +5 m . The frequency components of the distance signal can vary from $\mathrm{DC}(0 \mathrm{~Hz})$ up to 200 Hz . You will use a periodic output compare interrupt to sample the ADC. What rate (in Hz ) should you activate an output compare interrupt? Give a brief explanation.
(4) Question 2. A 1-ms periodic output compare interrupt is used to spin a stepper motor. During each ISR the four-bit motor output is set to $5,6,10$, then 9 . The stepper is interfaced to PT3-0, and the following four instructions occur during each ISR, without any delay between these instructions.

```
movb #$05,PTT
movb #$06,PTT
movb #$0A,PTT
movb #$09,PTT
```

There are 200 steps per rotation of the motor. What will happen?
A) The motor will spin at $5 \mathrm{rps}=(1 \mathrm{step} / \mathrm{ms})^{*}(1000 \mathrm{~ms} / \mathrm{s})^{*}(1 \mathrm{rot} / 200 \mathrm{steps})$
B) The motor will spin at $20 \mathrm{rps}=(4 \mathrm{step} / \mathrm{ms})^{*}(1000 \mathrm{~ms} / \mathrm{s})^{*}(1 \mathrm{rot} / 200 \mathrm{steps})$
C) The motor will spin at $1000 \mathrm{rps}=(1 \mathrm{rot} / \mathrm{ms})^{*}(1000 \mathrm{~ms} / \mathrm{s})$
D) The motor will spin at $4000 \mathrm{rps}=(4 \mathrm{rot} / \mathrm{ms})^{*}(1000 \mathrm{~ms} / \mathrm{s})$
E) The motor will not spin at all
(4) Question 3. Write a subroutine to sample ADC channel 5 of the 9S12DP512. Assume the ADC initialized for a 10 -bit sample, sequence length is 1 , and the ADC clock is 1 MHz . Implement rightjustified conversions, and return the result in RegY.
(8) Question 4. Assume you have a 12 -bit ADC with a range of 0 to +4 V (not the 9 S 12 ). Write a subroutine that converts the ADC sample into a fixed-point number with a resolution of 0.001 V . The input parameter is call by value in RegD containing the right-justified ADC sample ( 0 to 4095). Minimize errors due to dropout and overflow. Return by value the integer part of the fixed-point number in RegY. E.g., if the input voltage is 1.25 V then RegY is returned as 1250.
(4) Question 5. Assume $\operatorname{Reg} A=\$ 55, \operatorname{Reg} Y=\$ 1234$ and $\operatorname{RegX}=\$ 5678$. What is the value in $\operatorname{Reg} X$ after executing these instructions?

```
psha
    stx 2,-sp
    sty 2,sp-
    leas 2,sp
    pula
    pulx
```

(4) Question 6. These seven events all occur during each RDRF interrupt.

1) There is data in the receive data register and the hardware sets the flag bit (e.g., RDRF=1)
2) The SCI vector address is loaded into the PC
3) The I bit in the CCR is set by hardware
4) The software reads SCI1DRL
5) The software reads SCI1SR1
6) The CCR, A, B, X, Y, PC are pushed on the stack
7) The software executes $\boldsymbol{r t i}$

Which of the following sequences could be possible? Pick one answer A-F (only one is correct)
A) $1,3,6,2,4,5,7$
B) $5,1,3,4,2,6,7$
C) $1,2,5,3,4,6,7$
D) $1,6,3,2,5,4,7$
E) $1,6,3,2,4,5,7$
F) None of the above sequences are possible
(10) Question 7. Write software that increments a 16 -bit global variable every 2 msec using output compare 3. Show the complete main program, the OC3 ISR, the interrupt vector, and the reset vector. After initialization the main program executes a do-nothing loop. Write code as friendly as possible. Assume the E clock is 8 MHz . To make it easier for me to grade, leave TSCR2 equal to 0 .
org $\$ 0800$
Count rmb 2 ;incremented every 2 msec org \$4000
(5) Question 8. Consider a serial port operating with a baud rate of 10,000 bits per second. Draw the waveform occurring at the PS3 output (voltage levels are +5 and 0 ) when the ASCII ' S ' (\$53) is transmitted on SCI1. The protocol is 1 start, 8 data and 1 stop bit. SCI1 is initially idle, and the software writes the $\$ 53$ to SCI1DRL at time $=0$. Show the PS3 line before and after the frame, assuming the channel is idle before and after the frame.

(5) Question 9. Consider a computer network where two 9S12s are connected via their SCI1 ports, using the 3-wire cable like in Lab 7. The transmitter of computer 1 is connected to the receiver of computer 2, and the transmitter of computer 2 is connected to the receiver of computer 1. Initially, both SCI1 ports are idle. The baud rate on both computers is initialized to $10000 \mathrm{bits} / \mathrm{sec}$, with 1 start , 8 data and 1 stop bit. Both computers have their RDRF flags armed and enabled. The transmitters are active, but not armed for interrupts. The I bit is clear in both computers. At time 0 , computer 1 reads SCI1SR1 then writes to SCI1DRL. The RDRF ISR in computer 2 will read its SCI1DRL then write to its SCI1DRL (echo the data back). Approximately how long after computer 1 writes to SCI1DRL will an RDRF interrupt occur back in computer 1? Assume the software execution time is fast compared to the I/O transmission time.
(4) Question 10. Consider the following three-bit DAC connected to Port T. Fill in the expected response table assuming $\mathrm{V}_{\mathrm{OH}}$ is 5 V and $\mathrm{V}_{\mathrm{OL}}$ is 0 V .

| PT2 | PT1 | PT0 | Vout (V) |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 |  |
| 0 | 0 | 1 |  |
| 0 | 1 | 0 |  |
| 0 | 1 | 1 |  |
| 1 | 0 | 0 |  |
| 1 | 0 | 1 |  |
| 1 | 1 | 0 |  |
| 1 | 1 | 1 |  |



| Page 5 of 12 |  |  |
| :---: | :---: | :---: |
| $\mathrm{SP} \rightarrow$ | \$01 | \$3FFC |
|  | \$02 | \$3FFD |
|  | \$3D | \$3FFE |
|  | \$04 | \$3FFF |
|  | \$CF | \$4000 |
|  | \$3F | \$4001 |
|  | \$FE | \$4002 |
| PC | \$07 | \$4003 |
|  | \$02 | \$4004 |
|  | \$20 | \$4005 |
|  | \$FC | \$4006 |
|  | \$3B | \$4007 |

Part b) As you execute that one instruction, two bytes are stored into memory? Give the addresses and the 8 -bit data values that are stored.

| Address | Data |
| :--- | :--- |
|  |  |
|  |  |

(8) Question 11. Assume the PC equals $\$ 4003$, and the SP equals \$3FFE. Initially, memory contains data as shown in the figure. You will be executing one instruction and answering questions about executing that one instruction.
Part a) Given the initial conditions in this figure, what instruction will be executed next?

Part c) What is the SP after the one instruction is executed?

Part d) What is the PC after the one instruction is executed?
(5) Question 12. You are given an LED with a ( $1.5 \mathrm{~V}, 30 \mathrm{~mA}$ ) operating point. Interface this LED to the 9 S12 using a 7406 , such that the LED is on when PP0 is high and the LED is off when PP0 is low. The $\mathrm{V}_{\mathrm{OL}}$ of the 7406 is 0.5 V . Label all resistor values. No software is required.

(10) Question 13. A positive logic switch is connected to PT0 and a positive logic LED is connected to PP0. Design a Moore finite state machine that counts the number of times the switch is pressed and released, so that the LED is turned on if the switch is pressed 3 or more times. The LED should come on after the switch is released the third time. Switch bounce causes the input to toggle low/high/low/high every time the switch is touched, and to toggle high/low/high/low every time the switch is released. This bounce is typically less than 1 ms . You may assume the switch input is high for at least 100 ms when touched and low for at least 100 ms when released. In other words, the maximum rate at which the operator will push the switch is 5 times $/ \mathrm{sec}$. To eliminate switch bounce, you will read the input at a rate slower than every 10 ms , but faster than every 100 ms . The FSM controller will repeat this sequence in the foreground over and over

1) Output to the LED, as defined by the state
2) Wait a prescribed amount of time, as defined by the state
3) Input from the switch
4) Go to the next state, as defined by the state and by the input Draw the FSM graph. Specify the initial state. NO SOFTWARE IS REQUIRED.

(10) Question 14. In this question, the subroutine implements a call by reference parameter passed on the stack. There are no return parameters. Call by reference means an address to the data is pushed on the stack. A typical calling sequence is
org $\$ 4000$
```
Data fcb 200 ;8-bit information
Main lds #$4000
    movw #Data,2,-sp ;pointer to the Data is pushed
    jsr Subroutine
    leas 2,sp ;discard parameter
```

The subroutine allocates one 8-bit local variable, L1, and uses RegX frame pointer addressing to access the local variable and parameter. The binding for these three are

```
Pt set ??? ;16-bit pointer to 8-bit data
L1 set ??? ;8-bit local variable
Subroutine
    pshx ;save old stack frame pointer
    tsx ;establish new stack frame pointer
    leas -1,sp ;allocate L1
;--------start of body------------------
    ldaa ????? ;Reg A = value of the parameter
    staa L1,x ;save parameter into local L1
;--------end of body--------------------
    leas 1,sp ;deallocate
    pulx
    rts
```

Part a) Show the binding for the ??? parameters in the above program.

## Pt set

$\qquad$

## L1 set

$\qquad$

Part b) Show the operand for the ????? in the above program. In particular, you must use Register X stack frame addressing, Pt binding, and bring the value of the parameter into Register A. It can be done in one instruction, but for partial credit you can use two instructions.
(15) Question 15. This FIFO queue has 8 allocated locations and can hold up to eight 8 -bit data values. The picture shows it currently holding three values (shaded). The FIFO and its three variables are defined in RAM. When the counter is zero the FIFO is empty.
org \$3900
Fifo rmb 8 ;allocates 8 bytes
GetI rmb 1 ;index where to find oldest data
PutI rmb 1 ;index where to put next data
Cnt rmb 1 ; number of elements stored in fifo
This function initializes the FIFO
Fifo_Init clr Cnt ; no data in Fifo
clr GetI ; Get next from Fifo[GetI]
clr PutI ;Put next into Fifo[PutI] rts
Write an assembly subroutine, Fifo_Put, that implements the put operation. The input parameter contains the data to put as call by value in RegA, and a result code is returned in RegB. If $\operatorname{RegB}=1$, then the input data was successfully stored. If $\operatorname{RegB}=0$, the data could not be saved in the FIFO because it was previously full at the time of the call.
;input: RegA, Output: RegB=success
Fifo_Put
aba 8 -bit add RegA=RegA+RegB
$a b x \quad u n s i g n e d$ add $\operatorname{Reg} X=\operatorname{Reg} X+\operatorname{RegB}$ (zero pad)
aby unsigned add RegY=RegY + RegB (zero pad)
adca 8 -bit add with carry to RegA
adcb 8-bit add with carry to RegB
adda 8 -bit add to RegA
addb 8-bit add to RegB
addd 16 -bit add to RegD
anda 8-bit logical and to RegA
andb 8-bit logical and to RegB
andcc 8-bit logical and to RegCC
asl/lsl 8-bit left shift Memory
asla/lsla 8-bit left shift RegA, $A=A * 2$
aslb/lslb 8-bit arith left shift RegB, B = B*2
asld/lsld 16-bit left shift RegD, $\mathrm{D}=\mathrm{D} * 2$
asr 8-bit arith right shift Memory
asra 8-bit arith right shift to RegA, signed $A=A / 2$
asrb 8 -bit arith right shift to RegB, signed $B=B / 2$
bcc branch if carry clear
bclr bit clear in memory bclr PTT,\#\$01
bcs branch if carry set
beq branch if result is zero $(\mathrm{Z}=1)$
bge branch if signed $\geq$
bgnd enter background debug mode
bgt branch if signed $>$
bhi branch if unsigned $>$
bhs branch if unsigned $\geq$
bita 8 -bit and with RegA, sets CCR
bitb 8-bit and with RegB, sets CCR
ble branch if signed $\leq$
blo branch if unsigned $<$
bls branch if unsigned $\leq$
blt branch if signed <
bmi branch if result is negative $(\mathrm{N}=1)$
bne branch if result is nonzero $(\mathrm{Z}=0)$
bpl branch if result is positive ( $\mathrm{N}=0$ )
bra branch always
brclr branch if bits are clear brclr PTT,\#\$01, loop
brn branch never
brset branch if bits are set brset PTT, \#\$01, loop
bset bit set clear in memory bset PTT,\#\$04
bsr branch to subroutine
bvc branch if overflow clear
bvs branch if overflow set
call subroutine in expanded memory (push PC, PPAGE)
cba 8-bit compare RegA with RegB
clc clear carry bit, $\mathrm{C}=0$
cli clear $I=0$, enable interrupts
clr 8-bit memory clear
clra RegA clear, $\mathrm{A}=0$
clrb RegB clear, $B=0$
clv clear overflow bit, $\mathrm{V}=0$
cmpa 8-bit compare RegA with memory
cmpb 8-bit compare RegB with memory
com $\quad 8$-bit logical complement to memory
coma 8 -bit logical complement to RegA, $\mathrm{A}=\sim \mathrm{A}$
comb 8 -bit logical complement to RegB, $B=\sim B$
cpd 16-bit compare RegD with memory
cpx 16-bit compare RegX with memory
cpy 16-bit compare RegY with memory
daa 8 -bit decimal adjust accumulator (BCD addition)
dbeq decrement and branch if result=0 dbeq $Y$, loop
dbne decrement and branch if result $\neq 0$ dbne $A$, loop
dec 8 -bit decrement memory
deca 8 -bit decrement RegA, $\mathrm{A}=\mathrm{A}-1$
decb 8 -bit decrement RegB, $\mathrm{B}=\mathrm{B}-1$
des 16 -bit decrement RegSP, $\mathrm{SP}=\mathrm{SP}-1$
dex $\quad 16$-bit decrement $\operatorname{Reg} X, X=X-1$
dey $\quad 16$-bit decrement $\operatorname{Reg} Y, Y=Y-1$
ediv RegY=(Y:D)/RegX, unsigned divide
edivs RegY=(Y:D)/RegX, signed divide
emacs 16 by 16 signed multiply, 32-bit add
emaxd 16-bit unsigned maximum in RegD
emaxm 16-bit unsigned maximum in memory
emind 16-bit unsigned minimum in RegD
eminm 16-bit unsigned minimum in memory
emul RegY:D=RegY*RegD unsigned multiply
emuls RegY:D=RegY*RegD signed multiply
eora 8-bit logical exclusive or to RegA
eorb 8-bit logical exclusive or to RegB
etbl 16-bit look up and interpolation
exg exchange register contents exg $X, Y$
fdiv unsigned fract div, $\mathrm{X}=\left(65536^{*} \mathrm{D}\right) / \mathrm{X}$
ibeq increment and branch if result $=0$ ibeq $Y$, loop
ibne increment and branch if result $\neq 0$ ibne $A$, loop
idiv 16 -bit unsigned div, $X=D / X, D=$ remainder
idivs 16 -bit signed divide, $\mathrm{X}=\mathrm{D} / \mathrm{X}, \mathrm{D}=$ remainder
inc 8 -bit increment memory
inca 8 -bit increment RegA, $\mathrm{A}=\mathrm{A}+1$
incb 8 -bit increment $\operatorname{RegB}, \mathrm{B}=\mathrm{B}+1$
ins $\quad 16$-bit increment RegSP, $\mathrm{SP}=\mathrm{SP}+1$
inx $\quad 16$-bit increment $\operatorname{Reg} X, X=X+1$
iny $\quad 16$-bit increment RegY, $Y=Y+1$
jmp jump always
jsr jump to subroutine
lbcc long branch if carry clear
lbcs long branch if carry set
lbeq long branch if result is zero
lbge long branch if signed $\geq$
lbgt long branch if signed $>$
lbhi long branch if unsigned $>$
lbhs long branch if unsigned $\geq$
lble long branch if signed $\leq$
lblo long branch if unsigned $<$
lbls long branch if unsigned $\leq$
lblt long branch if signed <
lbmi long branch if result is negative
lbne long branch if result is nonzero
lbpl long branch if result is positive
lbra long branch always
lbrn long branch never
lbvc long branch if overflow clear
lbvs long branch if overflow set
ldaa 8-bit load memory into RegA
ldab 8-bit load memory into RegB
ldd 16-bit load memory into RegD
lds $\quad$ 16-bit load memory into RegSP
ldx $\quad$ 16-bit load memory into RegX
ldy $\quad 16$-bit load memory into RegY
leas 16-bit load effective addr to SP leas 2,sp
leax 16 -bit load effective addr to $X$ leax 2,x
leay 16 -bit load effective addr to $Y$ leay $2, y$
lsr 8-bit logical right shift memory
lsra 8 -bit logical right shift RegA, $\mathrm{A}=\mathrm{A} / 2$
lsrb 8 -bit logical right shift RegB, $B=B / 2$
lsrd 16 -bit logical right shift RegD, $D=D / 2$
maxa 8 -bit unsigned maximum in RegA maxa $0, x$
maxm 8 -bit unsigned maximum in memory maxm $0, x$
mem determine the Fuzzy Logic membership grade
mina 8 -bit unsigned minimum in RegA mina $0, x$
minm 8 -bit unsigned minimum in memory minm $0, x$
movb 8-bit move memory to memory movb \#100, PTT
movw 16-bit move memory to memory movw \#13, SCIBD
mul RegD=RegA*RegB

| $\begin{aligned} & \text { neg } \\ & \text { nega } \end{aligned}$ | 8-bit 2's complement negate memory <br> 8-bit 2's complement negate RegA, $\mathrm{A}=-\mathrm{A}$ |
| :---: | :---: |
| negb | 8-bit 2's complement negate RegB, $\mathrm{B}=-\mathrm{B}$ |
| raa | 8-bit logical or to RegA |
| rab | 8-bit logical or to RegB |
| cc | 8-bit logical or to RegCC |
| sha | push 8-bit RegA onto stack |
| shb | push 8-bit RegB onto stack |
| shc | push 8-bit RegCC onto stack |
| shd | push 16-bit RegD onto stack |
| shx | push 16-bit RegX onto stack |
| shy | push 16-bit RegY onto stack |
| ula | pop 8 bits off stack into RegA |
| ulb | pop 8 bits off stack into RegB |
| ulc | pop 8 bits off stack into RegCC |
| uld | pop 16 bits off stack into RegD |
| ulx | pop 16 bits off stack into RegX |
| uly | pop 16 bits off stack into RegY |
| rev | Fuzzy Logic rule evaluation |
| revw | weighted Fuzzy Logic rule evaluation |
| ol | 8-bit roll shift left Memory |
| ola | 8-bit roll shift left RegA |
| olb | 8-bit roll shift left RegB |
| ror | 8-bit roll shift right Memory |
| ora | 8-bit roll shift right RegA |
| orb | 8-bit roll shift right RegB |
| c | return sub in expanded memory (pull PPAGE, PC) |
| i | return from interrupt (pull CCR, $\mathrm{B}, \mathrm{A}, \mathrm{X}, \mathrm{Y}, \mathrm{PC}$ ) |
| ts | return from subroutine (pull PC) |
| ba | 8-bit subtract RegA-RegB |
| ca | 8-bit sub with carry from RegA |
| cb | 8-bit sub with carry from RegB |
| c | set carry bit, $\mathrm{C}=1$ |
| i | set $\mathrm{I}=1$, disable interrupts |
| v | set overflow bit, $\mathrm{V}=1$ |
| x | sign extend 8-bit to 16-bit reg sex B, D |
| taa | 8-bit store memory from RegA |
| tab | 8-bit store memory from RegB |
| d | 16-bit store memory from RegD |
| S | 16-bit store memory from SP |
| X | 16-bit store memory from RegX |
| ty | 16-bit store memory from RegY |
| uba | 8-bit sub from RegA |
| ubb | 8-bit sub from RegB |
| ubd | 16-bit sub from RegD |
| i | software interrupt, trap (push PC, Y, X, A,B,CCR) |
| b | transfer A to B |
| ap | transfer A to CC |
| a | transfer B to A |
| eq | test and branch if result=0 tbeq Y, loop |
| l | 8-bit look up and interpolation |
| ne | test and branch if result $\neq 0$ tbne $\mathrm{A}, \mathrm{loop}$ |
| fr | transfer register to register $\mathrm{tfr} \mathrm{X}, \mathrm{Y}$ <br> sign extend 8-bit to 16-bit reg tfr <br> $\mathrm{A}, \mathrm{Y}$  |
| tpa | transfer CC to A |
| trap | illegal instruction interrupt, software interrupt |
| t | 8-bit compare memory with zero |
| sta | 8-bit compare RegA with zero |
| tstb | 8-bit compare RegB with zero |
| s | transfer S to X |
| tsy | transfer S to Y |
| txs | transfer X to S |
| tys | transfer Y to S |
| wai | wait for interrupt |

wav weighted Fuzzy Logic average
xgdx exchange RegD with $\operatorname{Reg} X$
xgdy exchange RegD with RegY

| Example | Mode | Effective Address |
| :---: | :---: | :---: |
| ldaa \#u | immediate | No EA |
| ldaa u | direct | EA is 8-bit address |
| ldaa U | extended | EA is a 16-bit address |
| ldaa m, r | 5-bit index | $\mathrm{EA}=\mathrm{r}+\mathrm{m}(-16$ to 15$)$ |
| ldaa $\mathrm{V},+\mathrm{r}^{\text {r }}$ | pre-incr | $\mathrm{r}=\mathrm{r}+\mathrm{v}, \mathrm{EA}=\mathrm{r}(1$ to 8$)$ |
| ldaa $\mathrm{v},-\mathrm{r}$ | pre-dec | $\mathrm{r}=\mathrm{r}-\mathrm{v}, \mathrm{EA}=\mathrm{r}(1$ to 8$)$ |
| ldaa $\mathrm{v}, \mathrm{r}+$ | post-inc | $\mathrm{EA}=\mathrm{r}, \mathrm{r}=\mathrm{r}+\mathrm{v}$ (1 to 8) |
| ldaa $\mathrm{v}, \mathrm{r}$ - | post-dec | $\mathrm{EA}=\mathrm{r}, \mathrm{r}=\mathrm{r}-\mathrm{v}$ (1 to 8) |
| ldaa A, r | Reg A offset | EA $=\mathrm{r}+\mathrm{A}$, zero padded |
| ldaa B, r | Reg B offset | $\mathrm{EA}=\mathrm{r}+\mathrm{B}$, zero padded |
| ldaa $\mathrm{D}, \mathrm{r}$ | Reg D offset | $\mathrm{EA}=\mathrm{r}+\mathrm{D}$ |
| ldaa $q, r$ | 9-bit index | $E A=r+q$ |
| ldaa W, r | 16-bit index | $\mathrm{EA}=\mathrm{r}+\mathrm{W}$ |
| ldaa [D, r] | D indirect | $\mathrm{EA}=\{\mathrm{r}+\mathrm{D}\}$ |
| ldaa [W, r] | indirect | $\mathrm{EA}=\{\mathrm{r}+\mathrm{W}\}$ |

Freescale 6812 addressing modes $\mathbf{r}$ is $\mathbf{X}, \mathbf{Y}, \mathbf{S P}$, or $\mathbf{P C}$

| Pseudo op | Meaning |
| :--- | :--- |
| org | Where to put subsequent code |
| $=$ equ set | Define a constant symbol |
| dc.b db fcb. byte | Allocate byte(s) with values |
| fcc | Create an ASCII string |
| dc.w dw fdb .word | Allocate word(s) with values |
| dc.l dl .long | Allocate 32-bit with values |
| ds ds.b rmb .blkb | Allocate bytes without init |
| ds.w .blkw | Allocate word(s) without init |


| Vector | Interrupt Source | Arm |
| :--- | :--- | :--- |
| \$FFFE | Reset | None |
| \$FFF8 | Trap | None |
| \$FFF6 | SWI | None |
| \$FFF0 | Real time interrupt | CRGINT.RTIE |
| \$FFEE | Timer channel 0 | TIE.C0I |
| \$FFEC | Timer channel 1 | TIE.C1I |
| \$FFEA | Timer channel 2 | TIE.C2I |
| \$FFE8 | Timer channel 3 | TIE.C3I |
| \$FFE6 | Timer channel 4 | TIE.C4I |
| \$FFE4 | Timer channel 5 | TIE.C5I |
| \$FFE2 | Timer channel 6 | TIE.C6I |
| \$FFE0 | Timer channel 7 | TIE.C7I |
| \$FFDE | Timer overflow | TSCR2.TOI |
| \$FFD6 | SCI0 TDRE, RDRF | SCI0CR2.TIE,RIE |
| \$FFD4 | SCI1 TDRE, RDRF | SCI1CR2.TIE,RIE |
| \$FFCE | Key Wakeup J | PIEJ.[7,6,1,0] |
| \$FFCC | Key Wakeup H | PIEH.[7:0] |
| \$FF8E | Key Wakeup P | PIEP.[7:0] |



TSCR1 is the first 8-bit timer control register
bit 7 TEN, 1 allows the timer to function normally, 0 means disable timer including TCNT
TSCR2 is the second 8-bit timer control register
bits 2,1,0 are PR2, PR1, PR0, which select the rate, let $\mathbf{n}$ be the 3-bit number formed by PR2, PR1, PR0 without PLL TCNT is $8 \mathrm{MHz} / 2^{\mathbf{n}}$, with PLL TCNT is $24 \mathrm{MHz} / 2^{\mathbf{n}}$, $\mathbf{n}$ ranges from 0 to 7
TIOS is the 8 -bit output compare select register, one bit for each channel ( $1=$ output compare, $0=$ input capture )
TIE is the 8-bit output compare arm register, one bit for each channel ( $1=$ armed, $0=$ disarmed $)$

SCIXBD is 16 -bit SCI baud rate register, let $\mathbf{n}$ be the 16 -bit number Baud rate is $250 \mathrm{kHz} / \mathbf{n}$
SCIXCR2 is 8-bit SCI control register
bit 7 TIE, Transmit Interrupt Enable, $0=$ TDRE interrupts disabled, $1=$ interrupt whenever TDRE set bit 5 RIE, Receiver Interrupt Enable, $0=$ RDRF interrupts disabled, $1=$ interrupt whenever RDRF set bit 3 TE, Transmitter Enable, $0=$ Transmitter disabled, $1=$ SCI transmit logic is enabled
bit 2 RE, Receiver Enable, $0=$ Receiver disabled, $1=$ Enables the SCI receive circuitry.
SCIxSR1 is 8-bit SCI status register
bit 7 TDRE, Transmit Data Register Empty Flag
Set if transmit data can be written to SCDR
Cleared by SCIxSR1 read with TDRE set followed by SCIxDRL write.
bit 5 RDRF, Receive Data Register Full
set if a received character is ready to be read from SCIxDRL
Clear the RDRF flag by reading SCIxSR1 with RDRF set and then reading SCIxDRL .


EMUL

Operation:
$(\mathrm{D}) \times(\mathrm{Y}) \Rightarrow \mathrm{Y}: \mathrm{D}$
Extended Multiply 16-Bit by 16 -Bit (Unsigned)

| Source Form | Address <br> Mode | Object Code |
| :--- | :---: | :--- |
| EMUL | INH | 13 |

Extended Divide 32 -Bit by 16 -Bit (Unsigned)

Operation: $\quad(Y: D) \div(X) \Rightarrow Y ;$ Remainder $\Rightarrow D$

| Source Form | Address <br> Mode | Object Code |
| :--- | :---: | :--- |
| EDIV | INH | 11 |

## BSR

Operation:

| Branch to Subroutine |  |  |  |
| :---: | :---: | :---: | :---: |
| (SP) - \$0002 $\Rightarrow$ SP | Source Form | Address Mode | Object Code |
| $\begin{aligned} & \operatorname{RTN}_{\mathrm{H}}: \operatorname{RTN}_{\mathrm{L}} \Rightarrow \mathrm{M}_{(\mathrm{SP})}: \mathrm{M}_{(\mathrm{SP}+1)} \\ & (\mathrm{PC})+\operatorname{Rel} \Rightarrow \mathrm{PC} \end{aligned}$ | BSR rel8 | REL | 07 rr |

Operation: $\quad\left(\mathrm{M}_{(\mathrm{SP})}: \mathrm{M}_{(\mathrm{SP}+1)}\right) \Rightarrow \mathrm{PC}_{\mathrm{H}}: \mathrm{PC}_{\mathrm{L}} ;(\mathrm{SP})+\$ 0002 \Rightarrow \mathrm{SP}$

| Source Form | Address <br> Mode | Object Code |
| :--- | :---: | :--- |
| RTS | INH | 3D |

