## Quiz 1

Date: February 23, 2012

UT EID:

Printed Name:
Last, First
Your signature is your promise that you have not cheated and will not cheat on this exam, nor will you help others to cheat on this exam:

Signature:

## Instructions:

- Closed book and closed notes.
- No calculators or any electronic devices (turn cell phones off).
- You must put your answers on pages 2-6 only.
- You have 75 minutes, so allocate your time accordingly.
- Show your work, and put your answers in the boxes.
- Please read the entire quiz before starting.
(5) Question 1. What is the value of the unsigned four-digit hexadecimal number $\$ 1210$ ? Give your answer as a decimal number.

(6) Question 2. For each of the following statements fill in the word or phase that matches best Part a) A drawing with circles (programs) and rectangles (hardware) where the arrows illustrate the type, direction and amount of data being transferred.
$\qquad$

Part b) The subset of elements from which the entire set can be created.------- $\square$
Part c) A computer system where the I/O devices are accessed in a similar way as memory is accessed (i.e., using the same instructions).
(6) Question 3. Consider the following two instructions

## ldaa \#-100 <br> adda \#90

What will be the value of the overflow (V) bit?

What will be the value of the carry (C) bit?

(5) Question 4. A 30-bit number is approximately how many decimal digits?
$\square$
(10) Question 5. Interface the switch to PT0 using positive logic (pressed is high, not pressed is low). No software is required in this question, and you may assume PT0 is an input. Your bag of parts includes the switch, the 7406, and one resistor each of the values $\{1 \Omega, 10 \Omega, 100 \Omega, 1 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ and $1 \mathrm{M} \Omega$ \}. Pick the best resistors to use (you will not need them all.) Use the 7406 only if it is absolutely needed. Assume $\mathrm{V}_{\mathrm{OL}}$ of the 7406 is 0.5 V .

(5) Question 6. You are given an LED with a desired operating point of 2.5 V at 10 mA . Sketch the approximate voltage versus current relationship for this diode.

(5) Question 7. Assume PC is $\$ 5000$, and Register $B$ is $\$ 34$. You may assume location $\$ 0001$ contains $\$ 12$. Show the simplified bus cycles occurring when the subb instruction is executed. In the "changes" column, specify which registers get modified during that cycle, and the corresponding new values. Do not worry about changes to the CCR. Just show the one instruction.
\$5000 D001 subb \$0001

| R/W | Addr | Data | Changes to $\mathbf{A}, \mathbf{B}, \mathbf{X}, \mathbf{Y}, \mathbf{S}, \mathbf{P C}, \mathbf{I R}$, EAR |
| :--- | :--- | :--- | :--- |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

(4) Question 8. Consider the following piece of code that starts at main
\$4114
\$4114 CE03E8
\$4117 0708

Think about how this program executes up to and including the first execution of dex
Fill in specific hexadecimal bytes that are pushed on the stack.
Using an arrow, label to which box the SP points.
Your solution may or may not use all the boxes.
(4) Question 9. Show the C code to create a variable named Position with range -128 to +127 ?
(10) Question 10. Write assembly code to swap $D, X$, and $Y$ ( $D$ goes to $X, X$ goes to $Y$, and $Y$ goes to D). You must use the stack and cannot use any global variables. You do not need to set the reset vector or initialize the stack in this question.
(20) Question 11. Assume two positive logic switches are connected to PT2 and PT0, and one positive logic LED is connected to PT5. Write an assembly language program (main, initialization, loop, and reset vector) that turns on the LED if exactly one of the two switches is on. Turn off the LED if neither or both switches are pressed. After initializing the port, the input from switches and output to LED will be performed over and over continuously. Your code must have comments and be written in a friendly manner. You may use the following definitions
PTT equ $\$ 0240$

DDRT equ \$0242
(20) Question 12. Write a C program that controls a kidney dialysis pump. Port $P$ is an 8 -bit output that adjusts power to the pump. The range is 0 (no power) to 255 (full power). Port T is an 8 -bit input that contains the measured blood flow in $\mathrm{ml} / \mathrm{min}$. The range is 0 (no flow) to $255 \mathrm{ml} / \mathrm{min}$. The goal is to pump blood at $150 \mathrm{ml} / \mathrm{min}$. If the measured flow is less than $150 \mathrm{ml} / \mathrm{min}$, increase the power by 1 unit. If the measured flow is more than $150 \mathrm{ml} / \mathrm{min}$, decrease the power by 1 . Implement ceiling and floor (do not let the power go above 255 or below 0). First initialize Port T and Port P, then run the pump controller over and over continuously. You may use the symbols DDRP, DDRT, PTP and PTT. To adjust power to the pump, write 8 bits to PTP. To measure the flow, read 8 bits from PTT.

| x | 8-bit add RegA=RegA+RegB unsigned add RegX=RegX+RegB (unsigned) |
| :---: | :---: |
| aby | unsigned add RegY=RegY+RegB (unsigned) |
| adca | 8-bit add with carry to RegA |
| adcb | 8-bit add with carry to RegB |
| adda | 8-bit add to RegA |
| addb | 8-bit add to RegB |
| addd | 16-bit add to RegD |
| anda | 8-bit logical and to RegA |
| andb | 8-bit logical and to RegB |
| andcc | 8-bit logical and to RegCC |
| asl/ls | 8 8-bit left shift Memory |
| asla/l | sla 8-bit left shift RegA |
| aslb/l | slb 8-bit left shift RegB |
| asld/l | sld 16-bit left shift RegD |
| asr | 8-bit arith right shift Memory (signed) |
| asra | 8-bit arith right shift to RegA (signed) |
| asrb | 8-bit arith right shift to RegB (signed) |
| bcc | branch if carry clear |
| bclr | ```clear bits in memory bclr PTT,#$05 ;clear bits 2 and 0``` |
| bcs | branch if carry set |
| beq | branch if result is zero (Z=1) |
| bge | branch if signed $\geq$ |
| bgnd | enter background debug mode |
| bgt | branch if signed > |
| bhi | branch if unsigned > |
| bhs | branch if unsigned $\geq$ |
| bita | 8 -bit and with RegA, sets CCR |
| bitb | 8 -bit and with RegB, sets CCR |
| ble | branch if signed $\leq$ |
| blo | branch if unsigned < |
| bls | branch if unsigned $\leq$ |
| blt | branch if signed < |
| bmi | branch if result is negative ( $\mathrm{N}=1$ ) |
| bne | branch if result is nonzero ( $\mathrm{Z}=0$ ) |
| bpl | branch if result is positive ( $\mathrm{N}=0$ ) |
| bra | branch always |
| brclr | branch if bits are clear brclr PTT, \#\$01,loop |
| brn | branch never |
| brset | branch if bits are set brset PTT, \#\$01,loop |
| bset | ```set bits in memory bset PTT,#$84 ; set bits 7 and 2``` |
| bsr | branch to subroutine |
| bvc | branch if overflow clear |
| bvs | branch if overflow set |
| call | subroutine in expanded memory |
| cba | 8-bit compare RegA with RegB (A-B) |
| clc | clear carry bit, $\mathrm{C}=0$ |
| cli | clear I=0, enable interrupts |
| clr | 8-bit memory clear |
| clra | RegA clear |
| clrb | RegB clear |
| clv | clear overflow bit, V=0 |
| cmpa | 8-bit compare RegA with memory |
| cmpb | 8-bit compare RegB with memory |
| com | 8-bit logical complement to memory |
| coma | 8-bit logical complement to RegA |
| comb | 8-bit logical complement to RegB |
| cpd | 16-bit compare RegD with memory |
| cpx | 16-bit compare RegX with memory |
| cpy | 16-bit compare RegY with memory |
| daa | 8-bit decimal adjust accumulator |
| dbeq | ```decrement and branch if result=0 dbeq Y,loop``` |
| dbne | decrement and branch if result $\neq 0$ dbne A, loop |
| dec | 8-bit decrement memory |
| deca | 8-bit decrement RegA |
| decb | 8-bit decrement RegB |
| des | 16-bit decrement RegSP |
| dex | 16-bit decrement RegX |


| dey | 16-bit decrement RegY |
| :---: | :---: |
| ediv | RegY= (Y:D) /RegX, unsigned divide |
| edivs | RegY= (Y:D)/RegX, signed divide |
| macs | 16 by 16 signed mult, 32-bit add |
| emaxd | 16-bit unsigned maximum in RegD |
| emaxm | 16-bit unsigned maximum in memory |
| ind | 16-bit unsigned minimum in RegD |
| eminm | 16-bit unsigned minimum in memory |
| emul | RegY:D=RegY*RegD unsigned mult |
| emuls | RegY: $=$ =RegY*RegD signed mult |
| eora | 8-bit logical exclusive or to RegA |
| eorb | 8-bit logical exclusive or to RegB |
| etbl | 16-bit look up and interpolation |
| exg | exchange register contents exg X,Y |
| fdiv | unsigned fract div, $X=(65536 * D) / X$ |
| ibeq | increment and branch if result=0 ibeq Y,loop |
| ibne | increment and branch if result $\neq 0$ ibne A,loop |
| idiv | 16-bit unsigned div, $\mathrm{X}=\mathrm{D} / \mathrm{X}, \mathrm{D}=\mathrm{rem}$ |
| idivs | 16-bit signed divide, $X=D / X, D=r e m$ |
| inc | 8-bit increment memory |
| inca | 8-bit increment RegA |
| incb | 8-bit increment RegB |
| ins | 16-bit increment RegSP |
| nx | 16-bit increment RegX |
| iny | 16-bit increment RegY |
| jmp | jump always |
| jsr | jump to subroutine |
| lbcc | long branch if carry clear |
| lbcs | long branch if carry set |
| lbeq | long branch if result is zero |
| lbge | long branch if signed $\geq$ |
| lbgt | long branch if signed > |
| lbhi | long branch if unsigned > |
| lbhs | long branch if unsigned $\geq$ |
| lble | long branch if signed $\leq$ |
| lblo | long branch if unsigned < |
| lbls | long branch if unsigned $\leq$ |
| lblt | long branch if signed < |
| lbmi | long branch if result is negative |
| l.bne | long branch if result is nonzero |
| lbpl | long branch if result is positive |
| lbra | long branch always |
| lbrn | long branch never |
| lbvc | long branch if overflow clear |
| lbvs | long branch if overflow set |
| ldaa | 8-bit load memory into RegA |
| ldab | 8-bit load memory into RegB |
| ldd | 16-bit load memory into RegD |
| 1 ds | 16-bit load memory into RegSP |
| $l d x$ | 16-bit load memory into RegX |
| ldy | 16-bit load memory into RegY |
| leas | 16-bit load effective addr to SP |
| leax | 16-bit load effective addr to X |
| leay | 16-bit load effective addr to Y |
| lsr | 8-bit unsigned right shift memory |
| lsra | 8-bit unsigned right shift RegA |
| lsrb | 8-bit unsigned right shift RegB |
| lsrd | 16-bit unsigned right shift RegD |
| maxa | 8-bit unsigned maximum in RegA |
| maxm | 8-bit unsigned maximum in memory |
| mem | determine the membership grade |
| mina | 8-bit unsigned minimum in RegA |
| minm | 8-bit unsigned minimum in memory |
| movb | 8-bit move memory to memory movb \#100, PTT |
| movw | 16-bit move memory to memory movw \#13,SCIBD |
| mul | RegD=RegA*RegB, 8 by 8 into 16 bits |
| neg | 8-bit 2's complement negate memory |
| nega | 8-bit 2's complement negate RegA |
| negb | 8-bit 2's complement negate RegB |

```
oraa
orab
orcc
psha
pshb
pshc
pshd
pshx
pshy
pula
pop 8 bits off stack into RegA
pulb pop 8 bits off stack into RegB
pulc pop 8 bits off stack into RegCC
puld pop 16 bits off stack into RegD
pulx pop 16 bits off stack into RegX
pop 16 bits off stack into RegY
rev Fuzzy logic rule evaluation
revw weighted Fuzzy rule evaluation
rol 8-bit roll shift left Memory
rola 8-bit roll shift left RegA
rolb 8-bit roll shift left RegB
ror 8-bit roll shift right Memory
rora 8-bit roll shift right RegA
rorb 8-bit roll shift right RegB
rtc return subroutine in expanded memory
rti return from interrupt
rts return from subroutine
sba 8-bit subtract RegA = RegA-RegB
sbca 8-bit sub with carry from RegA
sbcb 8-bit sub with carry from RegB
sec set carry bit, C=1
sei set I=1, disable interrupts
sev set overflow bit, V=1
sex sign extend 8-bit to 16-bit reg
    sex B,D
```

8-bit logical or to RegA
8-bit logical or to RegB
8-bit logical or to RegCC
push 8-bit RegA onto stack
push 8-bit RegB onto stack
push 8-bit RegCC onto stack
push 16-bit RegD onto stack
push 16-bit RegX onto stack
push 16-bit RegY onto stack
pop 8 bits off stack into RegA
pop 8 bits off stack into RegB
pop 8 bits off stack into RegCC
pop 16 bits off stack into RegD
pop 16 bits off stack into RegY
Fuzzy logic rule evaluation
weighted Fuzzy rule evaluation
8-bit roll shift left Memory

8 -bit roll shift right Memory
8-bit roll shift right RegB
return subroutine in expanded memory
return from interrupt
return from subroutine
8 -bit subtract RegA $=$ RegA-RegB
bit sub with carry from RegA
set carry bit, $C=1$
set I=1, disable interrupts
set overflow bit, $V=1$
sex B,D
staa 8-bit store memory from RegA
stab 8-bit store memory from RegB
std 16-bit store memory from RegD
sts 16-bit store memory from SP
stx $\quad 16$-bit store memory from RegX
sty $\quad 16$-bit store memory from RegY
suba 8-bit sub from RegA
subb 8-bit sub from RegB
subd 16-bit sub from RegD
swi software interrupt, trap
tab transfer A to B
tap transfer A to CC
tba transfer B to A
tbeq test and branch if result $=0$ tbeq Y,loop
tbl 8-bit look up and interpolation
tbne test and branch if result $\neq 0$
tbne A,loop
transfer register to register tfr A, Y ; same as sex A,Y transfer CC to A
illegal instruction interrupt illegal op code, or software trap 8-bit compare memory with zero 8-bit compare RegA with zero
8-bit compare RegB with zero
transfer $S$ to $X$
transfer $S$ to $Y$
transfer $X$ to $S$
transfer $Y$ to $S$
wait for interrupt
weighted Fuzzy logic average
exchange RegD with RegX
exchange RegD with RegY

| example | addressing mode | Effective Address |
| :---: | :---: | :---: |
| ldaa \#u | immediate | No EA |
| ldaa u | direct | EA is 8-bit address (0 to 255) |
| ldaa U | extended | EA is a 16-bit address |
| ldaa m, r | 5-bit index | $\mathrm{EA}=\mathrm{r}+\mathrm{m}$ (-16 to 15) |
| ldaa $v_{r}+r$ | pre-increment | $r=r+v, E A=r$ (1 to 8) |
| ldaa $v_{r}-r$ | pre-decrement | $r=r-v, E A=r$ (1 to 8) |
| ldaa V,r+ | post-increment | $\mathrm{EA}=\mathrm{r}, \mathrm{r}=\mathrm{r}+\mathrm{v}$ (1 to 8) |
| ldaa $\mathrm{V}, \mathrm{r}$ - | post-decrement | $E A=r, r=r-v$ (1 to 8) |
| ldaa $A, r$ | Reg A offset | EA=r+A, zero padded |
| ldaa $B, r$ | Reg B offset | EA=r+B, zero padded |
| ldaa $D, r$ | Reg D offset | EA=r+D |
| ldaa $q, r$ | 9-bit index | EA=r+q (-256 to 255) |
| ldaa W, r | 16-bit index | $\mathrm{EA}=\mathrm{r}+\mathrm{W}$ (-32768 to 65535) |
| ldaa [D, r] | D indirect | $\mathrm{EA}=\{r+\mathrm{D}\}$ |
| ldaa [W, r] | indirect | $\mathrm{EA}=\{r+\mathrm{W}\}$ (-32768 to 65535) |

Freescale 9S12 addressing modes $\mathbf{r}$ is $\mathbf{X}, \mathbf{Y}, \mathbf{S P}$, or $\mathbf{P C}$

Pseudo op
org

| $=$ | equ |  |  |
| :--- | :--- | :--- | :--- |
| set |  |  |  |
| dc.b | db | fcb | .$b y t e$ |
| fcc |  |  |  |
| dc.w | dw | fdb | . word |
| dc.l | dl |  | .$l o n g$ |
| ds | ds.b | rmb | .$b l k b$ |
| ds.w |  |  | .$b l k w$ |
| ds.l |  |  | .$b l k l$ |

meaning
Specific absolute address to put subsequent object code
Define a constant symbol
Define or redefine a constant symbol
Allocate byte(s) of storage with initialized values
Create an ASCII string (no termination character)
Allocate word(s) of storage with initialized values
Allocate 32-bit long word(s) of storage with initialized values
Allocate bytes of storage without initialization
Allocate bytes of storage without initialization
Allocate 32-bit words of storage without initialization

RAM is $\$ 2000$ to $\$ 3 F F F$, ROM is $\$ 4000-\$ F F F F$, and the reset vector is at $\$$ FFFE

## STX

## Operation:

Description: Stores the content of index register $X$ in memory. The most significant byte of $X$ is stored at the specified address, and the least significant byte of $X$ is stored at the next higher byte address (the specified address plus one).

| Source Form | Address Mode | Object Code | HCS12 Access Detail |
| :--- | :--- | :--- | :--- |
| STX opr8a | DIR | 5E dd | PW |
| STX opr16a | EXT | 7E hh ll | PW0 |
| STX oprx0_xysp | IDX | 6E xb | PW |
| STX oprx9,xyssp | IDX1 | 6E xb ff | PW0 |
| STX oprx16,xysp | IDX2 | 6E xb ee ff | PWP |

# BSR 

## Branch to Subroutine

BSR

Operation:
(SP) - \$0002 $\Rightarrow$ SP
RTNH: RTNL $\Rightarrow \mathrm{M}(\mathrm{SP}): \mathrm{M}(\mathrm{SP}+1)$
$(\mathrm{PC})+\mathrm{Rel} \Rightarrow \mathrm{PC}$
Description: Sets up conditions to return to normal program flow, then transfers control to a subroutine. Uses the address of the instruction after the BSR as a return address. Decrements the SP by two, to allow the two bytes of the return address to be stacked. Stacks the return address (the SP points to the high-order byte of the return address). Branches to a location determined by the branch offset. Subroutines are normally terminated with an RTS instruction, which restores the return address from the stack.

| Source Form | Address Mode | Object Code | Access Detail HCS12 |
| :--- | :--- | :--- | :--- |
| BSR rel8 | REL | 07 rr | SPPP |

Operation: $\quad(M(S P): M(S P+1)) \Rightarrow P C H: P C L ;(S P)+\$ 0002 \Rightarrow S P$
Description: Restores context at the end of a subroutine. Loads the program counter with a 16 -bit value pulled from the stack and increments the stack pointer by two. Program execution continues at the address restored from the stack.

| Source Form | Address Mode | Object Code | Access Detail HCS12 |
| :--- | :--- | :--- | :--- |
| RTS | INH | 3D | UfPPP |

## SUBB

## sumanat SUBB

Operation: $\quad(B)-(M) \Rightarrow B$
Description: Subtracts the content of memory location $M$ from the content of accumulator $B$ and places the result in $B$. For subtraction instructions, the $C$ status bit represents a borrow.

N : Set if MSB of result is set; cleared otherwise
Z: Set if result is $\$ 00$; cleared otherwise
$\mathrm{V}: ~ \mathrm{~B} 7 \cdot \overline{\mathrm{M} 7} \bullet \overline{\mathrm{R} 7}+\overline{\mathrm{B} 7} \cdot \mathrm{M} 7 \bullet \mathrm{R} 7$
Set if a two's complement overflow resulted from the operation; cleared otherwise
C: $\overline{\mathrm{B}} \cdot \mathrm{M} 7+\mathrm{M} 7 \bullet R 7+R 7 \cdot \overline{\mathrm{~B} 7}$ Set if the value of the content of memory is larger than the value of the accumulator; cleared otherwise

| Source Form | Address <br> Mode | Object Code | HCS12 | Access Detail |
| :--- | :---: | :--- | :--- | :--- |
| SUBB \#opr8i | IMM | C0 ii | P |  |
| SUBB opr8a | DIR | D0 dd | rPf |  |
| SUBB opr16a | EXT | F0 hh ll | rPO |  |
| SUBB oprx0_xysp | IDX | E0 xb | rPf |  |
| SUBB oprx9,xysp | IDX1 | E0 xb ff | rPO |  |
| SUBB oprx16,xysp | IDX2 | E0 xb ee ff | frPP |  |
| SUBB [D,xysp] | $[D, I D X]$ | E0 xb | fIfrPf |  |
| SUBB [oprx16,xysp] | $[I D X 2]$ | E0 xb ee ff | fIPrPf |  |

## ADDA <br> Add without Carry to A A D D A

Operation: $\quad(A)+(M) \Rightarrow A$
Description: Adds the content of memory location M to accumulator A and places the result in A.

N: Set if MSB of result is set; cleared otherwise
Z: Set if result is $\$ 00$; cleared otherwise
V: A7 • M7 • R7 + $\overline{A 7} \cdot \mathrm{M} 7 \cdot \mathrm{R} 7$
Set if two's complement overflow resulted from the operation; cleared otherwise
C: A7 •M7 $+M 7 \cdot \overline{R 7}+\overline{R 7} \bullet A 7$
Set if there was a carry from the MSB of the result; cleared otherwise

