First: $\qquad$ Last: $\qquad$
This is a closed book exam. You must put your answers on pages $1,2,3,4$ only. You have 50 minutes, so allocate your time accordingly. Show your work, and put your answers in the boxes. Please read the entire quiz before starting.
(5) Question 1. The format is 8 -bit signed. What is the hexadecimal representation of the value -60 ?
(5) Question 2. When you add two 8-bit signed numbers an overflow error can occur. Which of the following techniques can be used to handle the problem of overflow? If there is more than one answer, give all answers that could work.
A) Make it nonvolatile.
B) Mask the data
C) Make it friendly.
D) Use interrupts.
E) Implement ceiling and floor.
F) Add drop out.
G) Use promotion.
H) Use demotion.
I) Use unsigned math.
(5) Question 3. Consider the following two instructions

$$
\begin{aligned}
& \text { ldab \#250 } \\
& \text { subb \#-2 }
\end{aligned}
$$

What will be the value of the overflow (V) bit?

What will be the value of the carry (C) bit?

(10) Question 4. Use a 7406 to interface an LED to PP5 of the 9S12. The desired operating point is 2.6 V at 10 mA . At 10 mA you can assume the $\mathrm{V}_{\mathrm{OL}}$ of the 7406 will be 0.4 V .
(10) Question 5. Consider the following piece of code that starts at main
\$4000 CF4000

| main | lds | $\# \$ 4000$ |
| :--- | :--- | :--- |
|  | ldx | $\# 8$ |
| loop | pshx |  |
|  | bsr | Sub1 |
|  | puly |  |
|  | dbne |  |
|  | stop |  |
| Sub1 | dex |  |
|  | rts |  |
|  | org | \$FFFE |
|  | fdb | main |

$\$ 4003$ CE0008
ldx \#8
$\$ 400634$
\$4007 0706
\$4009 31
\$400A 0435F9
\$400D 183E
\$400F 09
\$4010 3D
\$FFFE
\$FFFE 4000
fdb main


Part a) Think about how this program executes up to and including the first execution of dex
Fill in specific hexadecimal bytes that are pushed on the stack.
Using an arrow, label to which box the SP points.
Your solution may or may not use all the boxes.
Part b) How many times is the subroutine called after reset and before stop?

(5) Question 6. Assume PC is $\$ 4000$, Register D is initially $\$ 1122$, and Register $X$ is $\$ 2000$. You may assume all RAM locations are initially 0 . Show the simplified bus cycles occurring when the std instruction is executed. In the "changes" column, specify which registers get modified during that cycle, and the corresponding new values. Do not worry about changes to the CCR. Just show the one instruction.

## \$4000 6C04 std 4, x

| R/W | Addr | Data | Changes to D,X,Y,S,PC,IR,EAR |
| :--- | :--- | :--- | :--- |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

For questions 78 , and 9 , don't worry about establishing the reset vector, creating a main program, or initializing the stack pointer. You may use the following definitions
PTP equ \$0258
DDRP equ \$025A
(20) Question 7. Assume a positive logic switch is connected to PP1, and the direction register is properly initialized. Write assembly code that waits until the switch is pressed.
(20) Question 8. Assume Buffer is an array of 100 16-bit numbers, located in RAM. Write assembly code that adds one to each element. Implement the following C (you can implement the result without making it precisely match the C code)
for (i=0; i<100; i++)
Buffer[i] = Buffer[i]+1;
(20) Question 9. Assume Register A contains an 8-bit unsigned number, which is the input parameter to the subroutine. Assume Port P bit 5 is an output to an LED. Write an assembly language subroutine that tests Reg A, if it is greater than 100, turn on the LED, otherwise do not change the LED. Full credit will be given to a friendly solution

```
;***** turn on LED if RegA>100
;Inputs: RegA is an unsigned 8-bit number,
;Outputs: none
LEDout
```

| aba | 8-bit add RegA=RegA+RegB unsigned add RegX=RegX+RegB |
| :---: | :---: |
| aby | unsigned add RegY=RegY+RegB |
| adca | 8-bit add with carry to RegA |
| adcb | 8-bit add with carry to RegB |
| adda | 8-bit add to RegA |
| addb | 8-bit add to RegB |
| addd | 16-bit add to RegD |
| anda | 8-bit logical and to RegA |
| andb | 8-bit logical and to RegB |
| andcc | 8-bit logical and to Regcc |
| asl/ls | l 8-bit left shift Memory |
| asla/l | sla 8-bit left shift RegA |
| aslb/ls | slb 8-bit left shift RegB |
| asld/ls | sld 16-bit left shift RegD |
| asr | 8-bit arith right shift Memory |
| asra | 8-bit arith right shift to RegA |
| asrb | 8-bit arith right shift to RegB |
| bcc | branch if carry clear |
| bclr | bit clear in memory bclr PTT,\#\$01 |
| bcs | branch if carry set |
| beq | branch if result is zero (Z=1) |
| bge | branch if signed $\geq$ |
| bgnd | enter background debug mode |
| bgt | branch if signed > |
| bhi | branch if unsigned > |
| bhs | branch if unsigned $\geq$ |
| bita | 8-bit and with RegA, sets CCR |
| bitb | 8-bit and with RegB, sets CCR |
| ble | branch if signed $\leq$ |
| blo | branch if unsigned < |
| bls | branch if unsigned $\leq$ |
| blt | branch if signed < |
| bmi | branch if result is negative ( $\mathrm{N}=1$ ) |
| bne | branch if result is nonzero ( $\mathrm{Z}=0$ ) |
| bpl | branch if result is positive ( $\mathrm{N}=0$ ) |
| bra | branch always |
| brclr | branch if bits are clear brclr PTT, \#\$01,loop |
| brn | branch never |
| brset | branch if bits are set brset PTT, \#\$01,loop |
| bset | bit set clear in memory bset PTT, \#\$04 |
| bsr | branch to subroutine |
| bvc | branch if overflow clear |
| bvs | branch if overflow set |
| call | subroutine in expanded memory |
| cba | 8-bit compare RegA with RegB |
| clc | clear carry bit, $\mathrm{C}=0$ |
| cli | clear $\mathrm{I}=0$, enable interrupts |
| clr | 8-bit memory clear |
| clra | RegA clear |
| clrb | RegB clear |
| clv | clear overflow bit, V=0 |
| cmpa | 8-bit compare RegA with memory |
| cmpb | 8-bit compare RegB with memory |
| com | 8-bit logical complement to memory |
| coma | 8-bit logical complement to RegA |
| comb | 8-bit logical complement to RegB |
| cpd | 16-bit compare RegD with memory |
| cpx | 16-bit compare RegX with memory |
| cpy | 16-bit compare RegY with memory |
| daa | 8-bit decimal adjust accumulator |
| dbeq | ```decrement and branch if result=0 dbeq Y,loop``` |
| dbne | decrement and branch if result $\neq 0$ dbne A,loop |
| dec | 8-bit decrement memory |
| deca | 8-bit decrement RegA |
| decb | 8-bit decrement RegB |
| des | 16-bit decrement RegSP |
| dex | 16-bit decrement RegX |


| iv | 16-bit decrement RegY <br> RegY=(Y:D)/RegX, unsigned divide |
| :---: | :---: |
| iv | RegY= (Y:D)/RegX, signed divide |
| acs | 16 by 16 signed mult, 32-bit add |
| ax | 16-bit unsigned maximum in RegD |
| emaxm | 16-bit unsigned maximum in memory |
| min | 16-bit unsigned minimum in RegD |
| nm | 16-bit unsigned minimum in memory |
| mul | RegY:D=RegY*RegD unsigned mult |
| muls | RegY: D=RegY*RegD signed mult |
| ora | 8-bit logical exclusive or to RegA |
| orb | 8-bit logical exclusive or to RegB |
| etbl | 16-bit look up and interpolation |
| exg | exchange register contents exg X,Y |
| fdiv | unsigned fract div, $X=(65536 * D) / X$ |
| ibeq | ```increment and branch if result=0 ibeq Y,loop``` |
| ibne | increment and branch if result $\neq 0$ ibne A,loop |
| idiv | 16-bit unsigned div, $\mathrm{X}=\mathrm{D} / \mathrm{X}, \mathrm{D}=$ rem |
| idivs | 16-bit signed divide, $X=D / X, D=r e m$ |
| inc | 8-bit increment memory |
| inca | 8-bit increment RegA |
| incb | 8-bit increment RegB |
| ns | 16-bit increment RegSP |
| inx | 16-bit increment RegX |
| iny | 16-bit increment RegY |
| jmp | jump always |
| jsr | jump to subroutine |
| lbcc | long branch if carry clear |
| lbcs | long branch if carry set |
| lbeq | long branch if result is zero |
| lbge | long branch if signed $\geq$ |
| lbgt | long branch if signed > |
| lbhi | long branch if unsigned > |
| lbhs | long branch if unsigned $\geq$ |
| lble | long branch if signed $\leq$ |
| lblo | long branch if unsigned |
| lbls | long branch if unsigned $\leq$ |
| lblt | long branch if signed < |
| lbmi | long branch if result is negative |
| l.bne | long branch if result is nonzero |
| lbpl | long branch if result is positive |
| lbra | long branch always |
| lbrn | long branch never |
| lbvc | long branch if overflow clear |
| lbvs | long branch if overflow set |
| ldaa | 8-bit load memory into RegA |
| ldab | 8-bit load memory into RegB |
| ldd | 16-bit load memory into RegD |
| lds | 16-bit load memory into RegSP |
| 1 dx | 16-bit load memory into RegX |
| $l d y$ | 16-bit load memory into RegY |
| leas | 16-bit load effective addr to SP |
| leax | 16-bit load effective addr to X |
| leay | 16-bit load effective addr to Y |
| lsr | 8-bit logical right shift memory |
| lsra | 8-bit logical right shift RegA |
| lsrb | 8-bit logical right shift RegB |
| lsrd | 16-bit logical right shift RegD |
| maxa | 8-bit unsigned maximum in RegA |
| xm | 8-bit unsigned maximum in memory |
| mem | determine the membership grade |
| mina | 8-bit unsigned minimum in RegA |
| min | 8-bit unsigned minimum in memory |
| movb | ```8-bit move memory to memory movb #100,PTT``` |
| movw | 16-bit move memory to memory movw \#13,SCIBD |
| mul | RegD=RegA*RegB |
| neg | 8-bit 2's complement negate memory |
| nega | 8-bit 2's complement negate RegA |
| negb | 8-bit 2's complement negate RegB |

```
oraa 8-bit logical or to RegA
orab 8-bit logical or to RegB
orcc 8-bit logical or to RegCC
psha push 8-bit RegA onto stack
pshb push 8-bit RegB onto stack
pshc push 8-bit RegCC onto stack
pshd push 16-bit RegD onto stack
pshx push 16-bit RegX onto stack
pshy push 16-bit RegY onto stack
pula pop 8 bits off stack into RegA
pulb pop 8 bits off stack into RegB
pulc pop 8 bits off stack into RegCC
puld pop 16 bits off stack into RegD
pulx pop 16 bits off stack into RegX
pop 16 bits off stack into RegY
rev Fuzzy logic rule evaluation
revw weighted Fuzzy rule evaluation
rol 8-bit roll shift left Memory
rola 8-bit roll shift left RegA
rolb 8-bit roll shift left RegB
ror 8-bit roll shift right Memory
rora 8-bit roll shift right RegA
rorb 8-bit roll shift right RegB
rtc return sub in expanded memory
rti return from interrupt
rts return from subroutine
sba 8-bit subtract RegA-RegB
sbca 8-bit sub with carry from RegA
sbcb 8-bit sub with carry from RegB
sec set carry bit, C=1
sei set I=1, disable interrupts
sev set overflow bit, V=1
sex sign extend 8-bit to 16-bit reg
    sex B,D
```

staa 8-bit store memory from RegA
stab 8-bit store memory from RegB
std 16-bit store memory from RegD
sts 16-bit store memory from SP
stx 16-bit store memory from RegX
sty 16-bit store memory from RegY
suba 8-bit sub from RegA
subb 8-bit sub from RegB
subd 16-bit sub from RegD
swi software interrupt, trap
tab transfer A to B
tap transfer A to CC
tba transfer B to A
tbeq test and branch if result $=0$ tbeq Y,loop
tbl 8-bit look up and interpolation
tbne test and branch if result $\neq 0$ tbne A, loop
transfer register to register tfr $X, Y$
transfer CC to A
illegal instruction interrupt
illegal op code, or software trap
8-bit compare memory with zero
8-bit compare RegA with zero
8-bit compare RegB with zero
transfer $S$ to $X$
transfer $S$ to $Y$
transfer $X$ to $S$
transfer $Y$ to $S$
wait for interrupt
weighted Fuzzy logic average
exchange RegD with RegX
exchange RegD with RegY

| example | addressing mode | Effective Address |
| :---: | :---: | :---: |
| ldaa \#u | immediate | No EA |
| ldaa u | direct | EA is 8-bit address (0 to 255) |
| ldaa U | extended | EA is a 16-bit address |
| ldaa m, r | 5-bit index | $\mathrm{EA}=\mathrm{r}+\mathrm{m}$ (-16 to 15) |
| ldaa $v_{r}+r$ | pre-increment | $r=r+v, E A=r$ (1 to 8) |
| ldaa $v_{r}-r$ | pre-decrement | $r=r-v, E A=r$ (1 to 8) |
| ldaa $\mathrm{v}, \mathrm{r}+$ | post-increment | $E A=r, r=r+v$ (1 to 8) |
| ldaa $\mathrm{V}, \mathrm{r}$ - | post-decrement | $E A=r, r=r-v$ (1 to 8) |
| ldaa $A, r$ | Reg A offset | EA=r+A, zero padded |
| ldaa B, r | Reg B offset | EA=r+B, zero padded |
| ldaa D, r | Reg D offset | $\mathrm{EA}=\mathrm{r}+\mathrm{D}$ |
| ldaa $q, r$ | 9-bit index | $\mathrm{EA}=\mathrm{r}+\mathrm{q}$ (-256 to 255) |
| ldaa W, r | 16-bit index | $\mathrm{EA}=\mathrm{r}+\mathrm{W}$ (-32768 to 65535) |
| ldaa [D, r] | D indirect | EA $=\{r+\mathrm{D}\}$ |
| ldaa [W, r] | indirect | $\mathrm{EA}=\{\mathrm{r}+\mathrm{W}\}$ (-32768 to 65535) |

Freescale 9S12 addressing modes $\mathbf{r}$ is $\mathbf{X}, \mathbf{Y}, \mathbf{S P}$, or $\mathbf{P C}$

Pseudo op
org

| $=$ | equ |  |  |
| :--- | :--- | :--- | :--- |
| set |  |  |  |
| dc.b | db | fcb | .$b y t e$ |
| fcc |  |  |  |
| dc.w | dw | fdb | . word |
| dc.l | dl |  | .$l o n g$ |
| ds | ds.b | rmb | .$b l k b$ |
| ds.w |  |  | .$b l k w$ |
| ds.l |  |  | .$b l k l$ |

meaning
Specific absolute address to put subsequent object code
Define a constant symbol
Define or redefine a constant symbol
Allocate byte(s) of storage with initialized values
Create an ASCII string (no termination character)
Allocate word(s) of storage with initialized values
Allocate 32-bit long word(s) of storage with initialized values
Allocate bytes of storage without initialization
Allocate bytes of storage without initialization
Allocate 32-bit words of storage without initialization

# STD 

Store Double Accumulator
STD
Operation:
$(A: B) \Rightarrow M: M+1$
Description: Stores the content of double accumulator $D$ in memory location $M: M+1$. The content of $D$ is unchanged.

| Source Form | Address Mode | Object Code | HCS12 Access Detail |
| :--- | :--- | :--- | :--- |
| STD opr8a | DIR | 5C dd | PW |
| STD opr16a | EXT | 7C hh ll | PW0 |
| STD oprx0_xysp | IDX | 6C xb | PW |
| STD oprx9,xyssp | IDX1 | 6C xb ff | PW0 |
| STD oprx16,xysp | IDX2 | 6C xb ee ff | PWP |

## Branch to Subroutine

BSR

Operation: $\quad(\mathrm{SP})-\$ 0002 \Rightarrow \mathrm{SP}$
RTNH: RTNL $\Rightarrow \mathrm{M}(\mathrm{SP}): \mathrm{M}(\mathrm{SP}+1)$
$(\mathrm{PC})+\mathrm{Rel} \Rightarrow \mathrm{PC}$
Description: Sets up conditions to return to normal program flow, then transfers control to a subroutine. Uses the address of the instruction after the BSR as a return address. Decrements the SP by two, to allow the two bytes of the return address to be stacked. Stacks the return address (the SP points to the high-order byte of the return address). Branches to a location determined by the branch offset. Subroutines are normally terminated with an RTS instruction, which restores the return address from the stack.

| Source Form | Address Mode | Object Code | Access Detail HCS12 |
| :--- | :--- | :--- | :--- |
| BSR rel8 | REL | 07 rr | SPPP |

Operation: $\quad(M(S P): M(S P+1)) \Rightarrow P C H: P C L ;(S P)+\$ 0002 \Rightarrow S P$
Description: Restores context at the end of a subroutine. Loads the program counter with a 16 -bit value pulled from the stack and increments the stack pointer by two. Program execution continues at the address restored from the stack.

| Source Form | Address Mode | Object Code | Access Detail HCS12 |
| :--- | :--- | :--- | :--- |
| RTS | INH | 3D | UfPPP |

## SUBB

## sumpate SUBB

Operation: $\quad(B)-(M) \Rightarrow B$
Description: Subtracts the content of memory location $M$ from the content of accumulator $B$ and places the result in $B$. For subtraction instructions, the C status bit represents a borrow.

N: Set if MSB of result is set; cleared otherwise
$Z$ : Set if result is $\$ 00$; cleared otherwise
$\mathrm{V}: \mathrm{B} 7 \bullet \overline{\mathrm{M} 7} \bullet \overline{\mathrm{R} 7}+\overline{\mathrm{B} 7} \bullet \mathrm{M} 7 \bullet \mathrm{R} 7$ Set if a two's complement overflow resulted from the operation; cleared otherwise
C: $\overline{\mathrm{B} 7} \bullet \mathrm{M} 7+\mathrm{M} 7 \bullet \mathrm{R} 7+\mathrm{R} 7 \bullet \overline{\mathrm{~B} 7}$ Set if the value of the content of memory is larger than the value of the accumulator; cleared otherwise

| Source Form | Address <br> Mode | Object Code | HCS12 | Access Detail |
| :--- | :---: | :--- | :--- | :--- |
| SUBB \#opr8i | IMM | C0 ii | P |  |
| SUBB opr8a | DIR | D0 dd | rPf |  |
| SUBB opr16a | EXT | F0 hh ll | rPO |  |
| SUBB oprx0_xysp | IDX | E0 xb | rPf |  |
| SUBB oprx9,xysp | IDX1 | E0 xb ff | rPO |  |
| SUBB oprx16,xysp | IDX2 | E0 xb ee ff | frPP | fIfrPf |
| SUBB [D,xysp] | [D,IDX] | E0 xb |  |  |
| SUBB [oprx16,xysp] | $[I D X 2] ~$ | E0 xb ee ff | fIPrPf |  |

