

(40) Question 8. Write the two assembly language subroutines.

```
DDRM equ $0252 ; Port M Direction
DDRT equ $0242 ; Port T Direction
PTM  equ $0250 ; Port M I/O Register
PTT  equ $0240 ; Port T I/O Register
org  $3800 ; RAM
```

```
org $4000 ; ROM
```

aba	8-bit add RegA+RegB	dbeq	decrement and branch if result=0
abx	unsigned add RegX+RegB	dbne	decrement and branch if result≠0
aby	unsigned add RegY+RegB	dec	8-bit decrement memory
adca	8-bit add with carry to RegA	deca	8-bit decrement RegA
adcb	8-bit add with carry to RegB	decb	8-bit decrement RegB
adda	8-bit add to RegA	des	16-bit decrement RegSP
addb	8-bit add to RegB	dex	16-bit decrement RegX
addd	16-bit add to RegD	dey	16-bit decrement RegY
anda	8-bit logical and to RegA	ediv	RegY=(Y:D)/RegX, unsigned divide
andb	8-bit logical and to RegB	edivs	RegY=(Y:D)/RegX, signed divide
andcc	8-bit logical and to RegCC	emac	16 by 16 signed mult, 32-bit add
asl/lsl	8-bit left shift Memory	emaxd	16-bit unsigned maximum in RegD
asla/lsla	8-bit left shift RegA	emaxm	16-bit unsigned maximum in memory
aslb/lslb	8-bit arith left shift RegB	emind	16-bit unsigned minimum in RegD
asld/lslD	16-bit left shift RegD	eminm	16-bit unsigned minimum in memory
asr	8-bit arith right shift Memory	emul	RegY:D=RegY*RegD unsigned mult
asra	8-bit arith right shift	emuls	RegY:D=RegY*RegD signed mult
asrb	8-bit arith right shift to RegB	eora	8-bit logical exclusive or to RegA
bcc	branch if carry clear	eorb	8-bit logical exclusive or to RegB
bclr	clear bits in memory	etbl	16-bit look up and interpolation
bcs	branch if carry set	exg	exchange register contents
beq	branch if result is zero (Z=1)	fdiv	16-bit unsigned fractional divide
bge	branch if signed =	ibeq	increment and branch if result=0
bgnd	enter background debug mode	ibne	increment and branch if result≠0
bgt	branch if signed >	idiv	16-bit unsigned divide, X=D/X
bhi	branch if unsigned >	idivs	16-bit signed divide, X=D/X
bhs	branch if unsigned =	inc	8-bit increment memory
bita	8-bit and with RegA, sets CCR	inca	8-bit increment RegA
bitb	8-bit and with RegB, sets CCR	incb	8-bit increment RegB
ble	branch if signed =	ins	16-bit increment RegSP
blo	branch if unsigned <	inx	16-bit increment RegX
bls	branch if unsigned =	iny	16-bit increment RegY
blt	branch if signed <	jmp	jump always
bmi	branch if result is negative (N=1)	jsr	jump to subroutine
bne	branch if result is nonzero (Z=0)	lbcc	long branch if carry clear
bpl	branch if result is positive (N=0)	lbcs	long branch if carry set
bra	branch always	lbeq	long branch if result is zero
brclr	branch if bits are clear,	lbge	long branch if signed =
brn	branch never	lbgt	long branch if signed >
brset	branch if bits are set	lbhi	long branch if unsigned >
bset	set bits in memory	lbhs	long branch if unsigned =
bsr	branch to subroutine	lble	long branch if signed =
bvc	branch if overflow clear	lblo	long branch if unsigned <
bvs	branch if overflow set	lbls	long branch if unsigned =
call	subroutine in expanded memory	lblt	long branch if signed <
cba	8-bit compare RegA with RegB	lbmi	long branch if result is negative
clc	clear carry bit, C=0	lbne	long branch if result is nonzero
cli	clear I=0, enable interrupts	lbpl	long branch if result is positive
clr	8-bit Memory clear	lbra	long branch always
clra	RegA clear	lbrn	long branch never
clrb	RegB clear	lbvc	long branch if overflow clear
clv	clear overflow bit, V=0	lbvs	long branch if overflow set
cmpa	8-bit compare RegA with memory	ldaa	8-bit load memory into RegA
cmpb	8-bit compare RegB with memory	ldab	8-bit load memory into RegB
com	8-bit logical complement to Memory	ladd	16-bit load memory into RegD
coma	8-bit logical complement to RegA	lds	16-bit load memory into RegSP
comb	8-bit logical complement to RegB	ldx	16-bit load memory into RegX
cpd	16-bit compare RegD with memory	ldy	16-bit load memory into RegY
cpx	16-bit compare RegX with memory	leas	16-bit load effective addr to SP
cpy	16-bit compare RegY with memory	leax	16-bit load effective addr to X
daa	8-bit decimal adjust accumulator	leay	16-bit load effective addr to Y

```

lsr      8-bit logical right shift memory
lsra     8-bit logical right shift RegA
lsrb     8-bit logical right shift RegB
lsrd     16-bit logical right shift RegD
maxa     8-bit unsigned maximum in RegA
maxm     8-bit unsigned maximum in memory
mem      determine the membership grade
mina     8-bit unsigned minimum in RegA
minm     8-bit unsigned minimum in memory
movb     8-bit move memory to memory
movw     16-bit move memory to memory
mul      RegD=RegA*RegB
neg      8-bit 2's complement negate memory
nega     8-bit 2's complement negate RegA
negb     8-bit 2's complement negate RegB
oraa     8-bit logical or to RegA
orab     8-bit logical or to RegB
orcc     8-bit logical or to RegCC
psha     push 8-bit RegA onto stack
pshb     push 8-bit RegB onto stack
pshc     push 8-bit RegCC onto stack
pshd     push 16-bit RegD onto stack
pshx     push 16-bit RegX onto stack
pshy     push 16-bit RegY onto stack
pula     pop 8 bits off stack into RegA
pulb     pop 8 bits off stack into RegB
pulc     pop 8 bits off stack into RegCC
puld     pop 16 bits off stack into RegD
pulx     pop 16 bits off stack into RegX
puly     pop 16 bits off stack into RegY
rev      Fuzzy logic rule evaluation
revw     weighted Fuzzy rule evaluation
rol      8-bit roll shift left Memory
rola     8-bit roll shift left RegA
rolb     8-bit roll shift left RegB
ror      8-bit roll shift right Memory
rora     8-bit roll shift right RegA
rorb     8-bit roll shift right RegB
rtc      return sub in expanded memory
rti      return from interrupt

rts      return from subroutine
sba      8-bit subtract RegA-RegB
sbca     8-bit sub with carry from RegA
sbc     8-bit sub with carry from RegB
sec      set carry bit, C=1
sei      set I=1, disable interrupts
sev      set overflow bit, V=1
sex      sign extend 8-bit to 16-bit reg
staa     8-bit store memory from RegA
stab     8-bit store memory from RegB
std      16-bit store memory from RegD
sts      16-bit store memory from SP
stx      16-bit store memory from RegX
sty      16-bit store memory from RegY
suba     8-bit sub from RegA
subb     8-bit sub from RegB
subd     16-bit sub from RegD
swi      software interrupt, trap
tab      transfer A to B
tap      transfer A to CC
tba      transfer B to A
tbeq     test and branch if result=0
tbl      8-bit look up and interpolation
tbne     test and branch if result?0
tfr      transfer register to register
tpa      transfer CC to A
trap     illegal instruction interrupt
trap     illegal op code, or software trap
tst      8-bit compare memory with zero
tsta     8-bit compare RegA with zero
tstb     8-bit compare RegB with zero
tsx      transfer S+1 to X
tsy      transfer S+1 to Y
txs      transfer X-1 to S
tys      transfer Y-1 to S
wai      wait for interrupt
wav      weighted Fuzzy logic average
xgdx     exchange RegD with RegX
xgdy     exchange RegD with RegY
    
```

ANDB

Logical AND B

ANDB

Operation: (B) • (M) ⇒ B

Source Form	Address Mode	Object Code	Cycles	Access Detail
ANDB #opr8i	IMM	C4 ii	1	P
ANDB opr8a	DIR	D4 dd	3	rFP
ANDB opr16a	EXT	F4 hh ll	3	rOP
ANDB oprx0_xysp	IDX	E4 xb	3	rFP
ANDB oprx9_xysp	IDX1	E4 xb ff	3	rPO
ANDB oprx16_xysp	IDX2	E4 xb ee ff	4	frPP
ANDB [D,xysp]	[D,IDX]	E4 xb	6	fIfFP
ANDB [oprx16,xysp]	[IDX2]	E4 xb ee ff	6	fIPrFP

00	0,X 5b const	10	-16,X 5b const	20	1,+X pre-inc	30	1,+X post-inc	40	0,Y 5b const	50	-16,Y 5b const	60	1,+Y pre-inc	70	1,+Y post-inc	80	0,SP 5b const	90	-16,SP 5b const	A0	1,+SP pre-inc	B0	1,SP+ post-inc	C0	0,PC 5b const	D0	-16,PC 5b const	E0	n,X 5b const	F0	n,SP 5b const
01	1,X 5b const	11	-15,X 5b const	21	2,+X pre-inc	31	2,+X post-inc	41	1,Y 5b const	51	-15,Y 5b const	61	2,+Y pre-inc	71	2,+Y post-inc	81	1,SP 5b const	91	-15,SP 5b const	A1	2,+SP pre-inc	B1	2,SP+ post-inc	C1	1,PC 5b const	D1	-15,PC 5b const	E1	-n,X 5b const	F1	-n,SP 5b const
02	2,X 5b const	12	-14,X 5b const	22	3,+X pre-inc	32	3,+X post-inc	42	2,Y 5b const	52	-14,Y 5b const	62	3,+Y pre-inc	72	3,+Y post-inc	82	2,SP 5b const	92	-14,SP 5b const	A2	3,+SP pre-inc	B2	3,SP+ post-inc	C2	2,PC 5b const	D2	-14,PC 5b const	E2	n,X 5b const	F2	n,SP 5b const
03	3,X 5b const	13	-13,X 5b const	23	4,+X pre-inc	33	4,+X post-inc	43	3,Y 5b const	53	-13,Y 5b const	63	4,+Y pre-inc	73	4,+Y post-inc	83	3,SP 5b const	93	-13,SP 5b const	A3	4,+SP pre-inc	B3	4,SP+ post-inc	C3	3,PC 5b const	D3	-13,PC 5b const	E3	[n,X] 16b indir	F3	[n,SP] 16b indir
04	4,X 5b const	14	-12,X 5b const	24	5,+X pre-inc	34	5,+X post-inc	44	4,Y 5b const	54	-12,Y 5b const	64	5,+Y pre-inc	74	5,+Y post-inc	84	4,SP 5b const	94	-12,SP 5b const	A4	5,+SP pre-inc	B4	5,SP+ post-inc	C4	4,PC 5b const	D4	-12,PC 5b const	E4	A,X A,offset	F4	A,SP A,offset
05	5,X 5b const	15	-11,X 5b const	25	6,+X pre-inc	35	6,+X post-inc	45	5,Y 5b const	55	-11,Y 5b const	65	6,+Y pre-inc	75	6,+Y post-inc	85	5,SP 5b const	95	-11,SP 5b const	A5	6,+SP pre-inc	B5	6,SP+ post-inc	C5	5,PC 5b const	D5	-11,PC 5b const	E5	B,X B,offset	F5	B,SP B,offset
06	6,X 5b const	16	-10,X 5b const	26	7,+X pre-inc	36	7,+X post-inc	46	6,Y 5b const	56	-10,Y 5b const	66	7,+Y pre-inc	76	7,+Y post-inc	86	6,SP 5b const	96	-10,SP 5b const	A6	7,+SP pre-inc	B6	7,SP+ post-inc	C6	6,PC 5b const	D6	-10,PC 5b const	E6	D,X D,offset	F6	D,SP D,offset
07	7,X 5b const	17	-9,X 5b const	27	8,+X pre-inc	37	8,+X post-inc	47	7,Y 5b const	57	-9,Y 5b const	67	8,+Y pre-inc	77	8,+Y post-inc	87	7,SP 5b const	97	-9,SP 5b const	A7	8,+SP pre-inc	B7	8,SP+ post-inc	C7	7,PC 5b const	D7	-9,PC 5b const	E7	[D,X] D,indirect	F7	[D,SP] D,indirect
08	8,X 5b const	18	-8,X 5b const	28	8,-X pre-dec	38	8,-X post-dec	48	8,Y 5b const	58	-8,Y 5b const	68	8,-Y pre-dec	78	8,-Y post-dec	88	8,SP 5b const	98	-8,SP 5b const	A8	8,-SP pre-dec	B8	8,SP- post-dec	C8	8,PC 5b const	D8	-8,PC 5b const	E8	n,Y 5b const	F8	n,PC 5b const
09	9,X 5b const	19	-7,X 5b const	29	7,-X pre-dec	39	7,-X post-dec	49	9,Y 5b const	59	-7,Y 5b const	69	7,-Y pre-dec	79	7,-Y post-dec	89	9,SP 5b const	99	-7,SP 5b const	A9	7,-SP pre-dec	B9	7,SP- post-dec	C9	9,PC 5b const	D9	-7,PC 5b const	E9	-n,Y 5b const	F9	-n,PC 5b const
0A	10,X 5b const	1A	-6,X 5b const	2A	6,-X pre-dec	3A	6,-X post-dec	4A	10,Y 5b const	5A	-6,Y 5b const	6A	6,-Y pre-dec	7A	6,-Y post-dec	8A	10,SP 5b const	9A	-6,SP 5b const	AA	6,-SP pre-dec	BA	6,SP- post-dec	CA	10,PC 5b const	DA	-6,PC 5b const	EA	n,Y 5b const	FA	n,PC 5b const
0B	11,X 5b const	1B	-5,X 5b const	2B	5,-X pre-dec	3B	5,-X post-dec	4B	11,Y 5b const	5B	-5,Y 5b const	6B	5,-Y pre-dec	7B	5,-Y post-dec	8B	11,SP 5b const	9B	-5,SP 5b const	AB	5,-SP pre-dec	BB	5,SP- post-dec	CB	11,PC 5b const	DB	-5,PC 5b const	EB	[n,Y] 16b indir	FB	[n,PC] 16b indir
0C	12,X 5b const	1C	-4,X 5b const	2C	4,-X pre-dec	3C	4,-X post-dec	4C	12,Y 5b const	5C	-4,Y 5b const	6C	4,-Y pre-dec	7C	4,-Y post-dec	8C	12,SP 5b const	9C	-4,SP 5b const	AC	4,-SP pre-dec	BC	4,SP- post-dec	CC	12,PC 5b const	DC	-4,PC 5b const	EC	A,Y A,offset	FC	A,PC A,offset
0D	13,X 5b const	1D	-3,X 5b const	2D	3,-X pre-dec	3D	3,-X post-dec	4D	13,Y 5b const	5D	-3,Y 5b const	6D	3,-Y pre-dec	7D	3,-Y post-dec	8D	13,SP 5b const	9D	-3,SP 5b const	AD	3,-SP pre-dec	BD	3,SP- post-dec	CD	13,PC 5b const	DD	-3,PC 5b const	ED	B,Y B,offset	FD	B,PC B,offset
0E	14,X 5b const	1E	-2,X 5b const	2E	2,-X pre-dec	3E	2,-X post-dec	4E	14,Y 5b const	5E	-2,Y 5b const	6E	2,-Y pre-dec	7E	2,-Y post-dec	8E	14,SP 5b const	9E	-2,SP 5b const	AE	2,-SP pre-dec	BE	2,SP- post-dec	CE	14,PC 5b const	DE	-2,PC 5b const	EE	D,Y D,offset	FE	D,PC D,offset
0F	15,X 5b const	1F	-1,X 5b const	2F	1,-X pre-dec	3F	1,-X post-dec	4F	15,Y 5b const	5F	-1,Y 5b const	6F	1,-Y pre-dec	7F	1,-Y post-dec	8F	15,SP 5b const	9F	-1,SP 5b const	AF	1,-SP pre-dec	BF	1,SP- post-dec	CF	15,PC 5b const	DF	-1,PC 5b const	EF	[D,Y] D,indirect	FF	[D,PC] D,indirect

(5) **Question 1.** An integer divide sometimes causes a/an _____ error because information is lost in the least significant bits. Fill in the blank

A) overflow B) underflow C) drop out D) floor E) ceiling

(5) **Question 2.** What is signed integer value (in decimal) of the 8-bit binary number %11010011?

Question 3. Consider the result of executing the following two 6812 assembly instructions.

```
ldaa #101
adda #210
```

(4) **Part a)** What is the value in Register A after these two instructions are executed? Give your answer as an unsigned decimal.

(2) **Part b)** What will be the value of the carry (C) bit?

(2) **Part c)** What will be the value of the overflow (V) bit?

(2) **Part d)** What will be the value of the zero (Z) bit?

(2) **Part e)** What will be the value of the negative (N) bit?

(10) **Question 4.** What range of values can be represented an 8-bit signed binary fixed-point format with a resolution, D, of 1/8? Give the smallest and the largest values.

(10) **Question 5.** Show the machine code generated by the instruction

```
andb -2,y
```

(5) **Question 6.** Assume Reg X is initially \$3A00, RegY is initially \$3900, what is the effective address of this instruction

```
leax 2,y-
```

(15) **Question 7.** Show the simplified bus cycles that occur when the **bsr sub** instruction is executed. In the "changes" column, specify which registers get modified during that cycle, and the corresponding new values. *Just show the one instruction.*

```
$F120 CF4000 [ 2]( 0){OP }main lds # $4000
$F123 87 [ 1]( 2){O } clra
$F124 0766 [ 4]( 3){PPPS }loop bsr sub
$F126 20FC [ 3]( 7){PPP } bra loop
*****some stuff in here*****
; Purpose: increment a number
; Input: RegA, range 0 to 255
; Output: RegA=Input+1
; Errors: overflow if 255
$F18C 42 [ 1]( 10){O }sub inca
$F18D 3D [ 5]( 11){UfPPP} rts
$FFFE org $fffe
$FFFE F120 fdb main
```

(40) **Question 8.**

Part a) Write an assembly language subroutine that sets all of Port T to outputs and all of Port M to inputs. Basically, this function sets the appropriate direction registers.

Part b) Write a second assembly language subroutine that sets Port T to \$55 if the value of Port M is less than \$20 (treated as an unsigned number). Conversely, if the value of Port M is greater than or equal to \$20, then Port T is unchanged. Do this once then return from the subroutine.