

First: _____ Last: _____

This is a closed book exam. You must put your answers on this piece of paper only. You have 50 minutes, so allocate your time accordingly. **Please read the entire quiz before starting.**

(5) **Question 1.** Assume an 8-bit unsigned binary fixed-point format with a resolution $\Delta = 2^{-4}$ (1/16). If the integer part of a number is \$B4, what is the corresponding value of this fixed-point number?

(5) **Question 2.** What will be the value of the carry (C) bit after executing the following?

```
ldab #210
subb #60
```

(5) **Question 3.** What will be the value of the overflow (V) bit after executing the following?

```
ldaa #-70
adda #-60
```

(5) **Question 4.** A software variable can take on the following specific values 0.0, 0.1, 0.2 ..., 99.8, 99.9, 100.0. Which fixed-point format should be used for this variable? If more than one format could be used to solve the problem, choose the most space-efficient format. Enter the correct letter A-H.

- | | |
|---|--|
| A) 8-bit signed fixed-point, $\Delta = 0.01$ | B) 8-bit signed fixed-point, $\Delta = 0.1$ |
| C) 16-bit signed fixed-point, $\Delta = 0.01$ | D) 16-bit unsigned fixed-point, $\Delta = 0.1$ |
| E) 24-bit unsigned fixed-point, $\Delta = 0.01$ | F) 8-bit unsigned fixed-point, $\Delta = 0.1$ |
| G) 32-bit floating point | H) binary fixed-point must be used |

(5) **Question 5.** Consider the result of executing the following three 9S12 assembly instructions.

```
ldx #12
ldd #20
idiv
```

Part a) What is the decimal value in Register X after these three instructions are executed?

Part b) What is the decimal value in Register D after these three instructions are executed?

(5) **Question 6.** What is the instruction corresponding to the following machine code?

```
$9371
```

(5) **Question 7.** You are asked to measure a parameter to 4 decimal digits. What is the minimum number of ADC binary bits that will be needed?

(5) **Question 8.** Consider the following piece of code that calls the subroutine, **SCI_OutString**

```
$4029 CE40C4      ldx #Err
$402C 16417E      jsr SCI_OutString
$402F 20EA      bra loop
```

During the execution of the **jsr** instruction, what number is pushed on the stack?

(10) Question 9. Assume RegX is \$3800, RegD is \$4647, the PC is \$4123, and Ram locations \$3800 to \$38FF are initially \$00, \$01,...\$FF respectively. E.g., location \$3856 contains \$56. Show the simplified bus cycles occurring when the **subd 2,x** instruction is executed. In the “**changes**” column, specify which registers get modified during that cycle, and the corresponding new values. Do not worry about changes to the CCR. *Just show the one instruction.*

```
$4123 A302          subd 2,x
```

R/W	Addr	Data	Changes to A,B,X,Y,S,PC,IR,EAR

For questions 10 and 11, don't worry about initializing the variables, establishing the reset vector, creating a main program, calling the subroutine or initializing the stack. Comments are not required.

(25) Question 10. There is 25-element 8-bit unsigned array, **Buffer**. Write a subroutine **Add1** that adds 1 to all 25 elements in the array. To get full credit, use indexed addressing mode and a loop.

```
          org $3800
Buffer rmb 25      ;unsigned 8-bit integers
          org $4000
Add1
```

(25) Question 11. There are two 16-bit unsigned variables, called **Input** and **Output**. Write assembly code that checks the **Input**, and if **Input** is less than 100, then the code sets the **Output** to 40. Conversely if **Input** is greater than or equal to 100, then the code does not modify **Output**.

```
          org $3800
Input  rmb 2      ;unsigned 16-bit integer
Output rmb 2      ;unsigned 16-bit integer
          org $4000
```

aba	8-bit add RegA+RegB	eminm	16-bit unsigned minimum in memory
abx	unsigned add RegX+RegB	emul	RegY:D=RegY*RegD unsigned mult
aby	unsigned add RegY+RegB	emuls	RegY:D=RegY*RegD signed mult
adca	8-bit add with carry to RegA	eora	8-bit logical exclusive or to RegA
adcb	8-bit add with carry to RegB	eorb	8-bit logical exclusive or to RegB
adda	8-bit add to RegA	etbl	16-bit look up and interpolation
addb	8-bit add to RegB	exg	exchange register contents
addd	16-bit add to RegD	fdiv	unsigned fract div, X=(65536*D)/X
anda	8-bit logical and to RegA	ibeq	increment and branch if result=0
andb	8-bit logical and to RegB	ibne	increment and branch if result≠0
andcc	8-bit logical and to RegCC	idiv	16-bit unsigned divide, X=D/X, D=rem
asl/lsl	8-bit left shift Memory	idivs	16-bit signed divide, X=D/X, D=rem
asla/lsla	8-bit left shift RegA	inc	8-bit increment memory
aslb/lslb	8-bit arith left shift RegB	inca	8-bit increment RegA
asld/lslld	16-bit left shift RegD	incb	8-bit increment RegB
asr	8-bit arith right shift Memory	ins	16-bit increment RegSP
asra	8-bit arith right shift	inx	16-bit increment RegX
asrb	8-bit arith right shift to RegB	iny	16-bit increment RegY
bcc	branch if carry clear	jmp	jump always
bclr	clear bits in memory	jsr	jump to subroutine
bcs	branch if carry set	lbcc	long branch if carry clear
beq	branch if result is zero (Z=1)	lbcs	long branch if carry set
bge	branch if signed ≥	lbeq	long branch if result is zero
bgnd	enter background debug mode	lbge	long branch if signed ≥
bgt	branch if signed >	lbgt	long branch if signed >
bhi	branch if unsigned >	lbhi	long branch if unsigned >
bhs	branch if unsigned ≥	lbhs	long branch if unsigned ≥
bita	8-bit and with RegA, sets CCR	lble	long branch if signed ≤
bitb	8-bit and with RegB, sets CCR	lblo	long branch if unsigned <
ble	branch if signed ≤	lbls	long branch if unsigned ≤
blo	branch if unsigned <	lblt	long branch if signed <
bls	branch if unsigned ≤	lbmi	long branch if result is negative
blt	branch if signed <	lbne	long branch if result is nonzero
bmi	branch if result is negative (N=1)	lbpl	long branch if result is positive
bne	branch if result is nonzero (Z=0)	lbra	long branch always
bpl	branch if result is positive (N=0)	lbrn	long branch never
bra	branch always	lbvc	long branch if overflow clear
brclr	branch if bits are clear,	lbvs	long branch if overflow set
brn	branch never	ldaa	8-bit load memory into RegA
brset	branch if bits are set	ldab	8-bit load memory into RegB
bset	set bits in memory	ldd	16-bit load memory into RegD
bsr	branch to subroutine	lds	16-bit load memory into RegSP
bvc	branch if overflow clear	ldx	16-bit load memory into RegX
bvs	branch if overflow set	ldy	16-bit load memory into RegY
call	subroutine in expanded memory	leas	16-bit load effective addr to SP
cba	8-bit compare RegA with RegB	leax	16-bit load effective addr to X
clc	clear carry bit, C=0	leay	16-bit load effective addr to Y
cli	clear I=0, enable interrupts	lsr	8-bit logical right shift memory
clr	8-bit Memory clear	lsra	8-bit logical right shift RegA
clra	RegA clear	lsrb	8-bit logical right shift RegB
clrb	RegB clear	lsrd	16-bit logical right shift RegD
clv	clear overflow bit, V=0	maxa	8-bit unsigned maximum in RegA
cmpa	8-bit compare RegA with memory	maxm	8-bit unsigned maximum in memory
cmpb	8-bit compare RegB with memory	mem	determine the membership grade
com	8-bit logical complement to Memory	mina	8-bit unsigned minimum in RegA
coma	8-bit logical complement to RegA	minm	8-bit unsigned minimum in memory
comb	8-bit logical complement to RegB	movb	8-bit move memory to memory
cpd	16-bit compare RegD with memory	movw	16-bit move memory to memory
cpx	16-bit compare RegX with memory	mul	RegD=RegA*RegB
cpy	16-bit compare RegY with memory	neg	8-bit 2's complement negate memory
daa	8-bit decimal adjust accumulator	nega	8-bit 2's complement negate RegA
dbeq	decrement and branch if result=0	negb	8-bit 2's complement negate RegB
dbne	decrement and branch if result≠0	ora	8-bit logical or to RegA
dec	8-bit decrement memory	orab	8-bit logical or to RegB
deca	8-bit decrement RegA	orcc	8-bit logical or to RegCC
decb	8-bit decrement RegB	psha	push 8-bit RegA onto stack
des	16-bit decrement RegSP	pshb	push 8-bit RegB onto stack
dex	16-bit decrement RegX	pshc	push 8-bit RegCC onto stack
dey	16-bit decrement RegY	pshd	push 16-bit RegD onto stack
ediv	RegY=(Y:D)/RegX, unsigned divide	pshx	push 16-bit RegX onto stack
edivs	RegY=(Y:D)/RegX, signed divide	pshy	push 16-bit RegY onto stack
emacx	16 by 16 signed mult, 32-bit add	pula	pop 8 bits off stack into RegA
emaxd	16-bit unsigned maximum in RegD	pulb	pop 8 bits off stack into RegB
emaxm	16-bit unsigned maximum in memory	pulc	pop 8 bits off stack into RegCC
eminm	16-bit unsigned minimum in RegD	puld	pop 16 bits off stack into RegD

pulx	pop 16 bits off stack into RegX	suba	8-bit sub from RegA
puly	pop 16 bits off stack into RegY	subb	8-bit sub from RegB
rev	Fuzzy logic rule evaluation	subd	16-bit sub from RegD
revw	weighted Fuzzy rule evaluation	swi	software interrupt, trap
rol	8-bit roll shift left Memory	tab	transfer A to B
rola	8-bit roll shift left RegA	tap	transfer A to CC
rolb	8-bit roll shift left RegB	tba	transfer B to A
ror	8-bit roll shift right Memory	tbeq	test and branch if result=0
rora	8-bit roll shift right RegA	tbl	8-bit look up and interpolation
rorb	8-bit roll shift right RegB	tbne	test and branch if result≠0
rtc	return sub in expanded memory	tfr	transfer register to register
rti	return from interrupt	tpa	transfer CC to A
rts	return from subroutine	trap	illegal instruction interrupt
sba	8-bit subtract RegA-RegB	trap	illegal op code, or software trap
sbca	8-bit sub with carry from RegA	tst	8-bit compare memory with zero
sbc	8-bit sub with carry from RegB	tsta	8-bit compare RegA with zero
sec	set carry bit, C=1	tstb	8-bit compare RegB with zero
sei	set I=1, disable interrupts	tsx	transfer S+1 to X
sev	set overflow bit, V=1	tsy	transfer S+1 to Y
sex	sign extend 8-bit to 16-bit reg	txs	transfer X-1 to S
staa	8-bit store memory from RegA	tys	transfer Y-1 to S
stab	8-bit store memory from RegB	wai	wait for interrupt
std	16-bit store memory from RegD	wav	weighted Fuzzy logic average
sts	16-bit store memory from SP	xgdx	exchange RegD with RegX
stx	16-bit store memory from RegX	xgdy	exchange RegD with RegY
sty	16-bit store memory from RegY		

SUBD

Subtract Double Accumulator

SUBD

Operation: (A : B) – (M : M + 1) ⇒ A : B

Description: Subtracts the content of memory location M : M + 1 from the content of double accumulator D and places the result in D.

Source Form	Address Mode	Object Code	HCS12 Access Detail
SUBD #opr16i	IMM	83 jj kk	PO
SUBD opr8a	DIR	93 dd	RPf
SUBD opr16a	EXT	B3 hh ll	RPO
SUBD oprx0_xysp	IDX	A3 xb	RPf
SUBD oprx9_xyssp	IDX1	A3 xb ff	RPO
SUBD oprx16_xysp	IDX2	A3 xb ee ff	fRPP

example	addressing mode	Effective Address
ldaa #u	immediate	No EA
ldaa u	direct	EA is 8-bit address (0 to 255)
ldaa U	extended	EA is a 16-bit address
ldaa m,r	5-bit index	EA=r+m (-16 to 15)
ldaa v,+r	pre-increment	r=r+v, EA=r (1 to 8)
ldaa v,-r	pre-decrement	r=r-v, EA=r (1 to 8)
ldaa v,r+	post-increment	EA=r, r=r+v (1 to 8)
ldaa v,r-	post-decrement	EA=r, r=r-v (1 to 8)
ldaa A,r	Reg A offset	EA=r+A, zero padded
ldaa B,r	Reg B offset	EA=r+B, zero padded
ldaa D,r	Reg D offset	EA=r+D
ldaa q,r	9-bit index	EA=r+q (-256 to 255)
ldaa W,r	16-bit index	EA=r+W (-32768 to 65535)
ldaa [D,r]	D indirect	EA={r+D}
ldaa [W,r]	indirect	EA={r+W} (-32768 to 65535)

Freescale 6812 addressing modes **r** is **X, Y, SP, or PC**

00	0,X 5b const	10	-16,X 5b const	20	1,+X pre-inc	30	1,+X post-inc	40	0,Y 5b const	50	-16,Y 5b const	60	1,+Y pre-inc	70	1,+Y post-inc	80	0,SP 5b const	90	-16,SP 5b const	A0	1,+SP pre-inc	B0	1,SP+ post-inc	C0	0,PC 5b const	D0	-16,PC 5b const	E0	n,X 9b const	F0	n,SP 9b const
01	1,X 5b const	11	-15,X 5b const	21	2,+X pre-inc	31	2,+X post-inc	41	1,Y 5b const	51	-15,Y 5b const	61	2,+Y pre-inc	71	2,+Y post-inc	81	1,SP 5b const	91	-15,SP 5b const	A1	2,+SP pre-inc	B1	2,SP+ post-inc	C1	1,PC 5b const	D1	-15,PC 5b const	E1	-n,X 9b const	F1	-n,SP 9b const
02	2,X 5b const	12	-14,X 5b const	22	3,+X pre-inc	32	3,+X post-inc	42	2,Y 5b const	52	-14,Y 5b const	62	3,+Y pre-inc	72	3,+Y post-inc	82	2,SP 5b const	92	-14,SP 5b const	A2	3,+SP pre-inc	B2	3,SP+ post-inc	C2	2,PC 5b const	D2	-14,PC 5b const	E2	n,X 16b const	F2	n,SP 16b const
03	3,X 5b const	13	-13,X 5b const	23	4,+X pre-inc	33	4,+X post-inc	43	3,Y 5b const	53	-13,Y 5b const	63	4,+Y pre-inc	73	4,+Y post-inc	83	3,SP 5b const	93	-13,SP 5b const	A3	4,+SP pre-inc	B3	4,SP+ post-inc	C3	3,PC 5b const	D3	-13,PC 5b const	E3	[n,X] 16b indir	F3	[n,SP] 16b indir
04	4,X 5b const	14	-12,X 5b const	24	5,+X pre-inc	34	5,+X post-inc	44	4,Y 5b const	54	-12,Y 5b const	64	5,+Y pre-inc	74	5,+Y post-inc	84	4,SP 5b const	94	-12,SP 5b const	A4	5,+SP pre-inc	B4	5,SP+ post-inc	C4	4,PC 5b const	D4	-12,PC 5b const	E4	A,X A offset	F4	A,SP A offset
05	5,X 5b const	15	-11,X 5b const	25	6,+X pre-inc	35	6,+X post-inc	45	5,Y 5b const	55	-11,Y 5b const	65	6,+Y pre-inc	75	6,+Y post-inc	85	5,SP 5b const	95	-11,SP 5b const	A5	6,+SP pre-inc	B5	6,SP+ post-inc	C5	5,PC 5b const	D5	-11,PC 5b const	E5	B,X B offset	F5	B,SP B offset
06	6,X 5b const	16	-10,X 5b const	26	7,+X pre-inc	36	7,+X post-inc	46	6,Y 5b const	56	-10,Y 5b const	66	7,+Y pre-inc	76	7,+Y post-inc	86	6,SP 5b const	96	-10,SP 5b const	A6	7,+SP pre-inc	B6	7,SP+ post-inc	C6	6,PC 5b const	D6	-10,PC 5b const	E6	D,X D offset	F6	D,SP D offset
07	7,X 5b const	17	-9,X 5b const	27	8,+X pre-inc	37	8,+X post-inc	47	7,Y 5b const	57	-9,Y 5b const	67	8,+Y pre-inc	77	8,+Y post-inc	87	7,SP 5b const	97	-9,SP 5b const	A7	8,+SP pre-inc	B7	8,SP+ post-inc	C7	7,PC 5b const	D7	-9,PC 5b const	E7	[D,X] D indir	F7	[D,SP] D indir
08	8,X 5b const	18	-8,X 5b const	28	8,-X pre-inc	38	8,-X post-inc	48	8,Y 5b const	58	-8,Y 5b const	68	8,-Y pre-inc	78	8,-Y post-inc	88	8,SP 5b const	98	-8,SP 5b const	A8	8,-SP pre-inc	B8	8,SP- post-inc	C8	8,PC 5b const	D8	-8,PC 5b const	E8	n,Y 9b const	F8	n,PC 9b const
09	9,X 5b const	19	-7,X 5b const	29	7,-X pre-inc	39	7,-X post-inc	49	9,Y 5b const	59	-7,Y 5b const	69	7,-Y pre-inc	79	7,-Y post-inc	89	9,SP 5b const	99	-7,SP 5b const	A9	7,-SP pre-inc	B9	7,SP- post-inc	C9	9,PC 5b const	D9	-7,PC 5b const	E9	-n,Y 9b const	F9	-n,PC 9b const
0A	10,X 5b const	1A	-6,X 5b const	2A	6,-X pre-inc	3A	6,-X post-inc	4A	10,Y 5b const	5A	-6,Y 5b const	6A	6,-Y pre-inc	7A	6,-Y post-inc	8A	10,SP 5b const	9A	-6,SP 5b const	AA	6,-SP pre-inc	BA	6,SP- post-inc	CA	10,PC 5b const	DA	-6,PC 5b const	EA	n,Y 16b const	FA	n,PC 16b const
0B	11,X 5b const	1B	-5,X 5b const	2B	5,-X pre-inc	3B	5,-X post-inc	4B	11,Y 5b const	5B	-5,Y 5b const	6B	5,-Y pre-inc	7B	5,-Y post-inc	8B	11,SP 5b const	9B	-5,SP 5b const	AB	5,-SP pre-inc	BB	5,SP- post-inc	CB	11,PC 5b const	DB	-5,PC 5b const	EB	[n,Y] 16b indir	FB	[n,PC] 16b indir
0C	12,X 5b const	1C	-4,X 5b const	2C	4,-X pre-inc	3C	4,-X post-inc	4C	12,Y 5b const	5C	-4,Y 5b const	6C	4,-Y pre-inc	7C	4,-Y post-inc	8C	12,SP 5b const	9C	-4,SP 5b const	AC	4,-SP pre-inc	BC	4,SP- post-inc	CC	12,PC 5b const	DC	-4,PC 5b const	EC	A,Y A offset	FC	A,PC A offset
0D	13,X 5b const	1D	-3,X 5b const	2D	3,-X pre-inc	3D	3,-X post-inc	4D	13,Y 5b const	5D	-3,Y 5b const	6D	3,-Y pre-inc	7D	3,-Y post-inc	8D	13,SP 5b const	9D	-3,SP 5b const	AD	3,-SP pre-inc	BD	3,SP- post-inc	CD	13,PC 5b const	DD	-3,PC 5b const	ED	B,Y B offset	FD	B,PC B offset
0E	14,X 5b const	1E	-2,X 5b const	2E	2,-X pre-inc	3E	2,-X post-inc	4E	14,Y 5b const	5E	-2,Y 5b const	6E	2,-Y pre-inc	7E	2,-Y post-inc	8E	14,SP 5b const	9E	-2,SP 5b const	AE	2,-SP pre-inc	BE	2,SP- post-inc	CE	14,PC 5b const	DE	-2,PC 5b const	EE	D,Y D offset	FE	D,PC D offset
0F	15,X 5b const	1F	-1,X 5b const	2F	1,-X pre-inc	3F	1,-X post-inc	4F	15,Y 5b const	5F	-1,Y 5b const	6F	1,-Y pre-inc	7F	1,-Y post-inc	8F	15,SP 5b const	9F	-1,SP 5b const	AF	1,-SP pre-inc	BF	1,SP- post-inc	CF	15,PC 5b const	DF	-1,PC 5b const	EF	[D,Y] D indir	FF	[D,PC] D indir