

First: \_\_\_\_\_ Last: \_\_\_\_\_

This is a closed book exam. You must put your answers on this piece of paper only. You have 50 minutes, so allocate your time accordingly. *Please read the entire quiz before starting.*

(5) Question 1.

(5) Question 2.

(5) Question 3.

(5) Question 4.

(5) Question 5.

(5) Question 6.

(10) Question 7.

R/W	Addr	Data	Changes to A,B,X,Y,S,PC,IR,EAR

(20) Question 8.

(20) Question 9.

(20) Question 10.

aba	8-bit add RegA=RegA+RegB	ediv	RegY=(Y:D)/RegX, unsigned divide
abx	unsigned add RegX=RegX+RegB	edivs	RegY=(Y:D)/RegX, signed divide
aby	unsigned add RegY=RegY+RegB	emacs	16 by 16 signed mult, 32-bit add
adca	8-bit add with carry to RegA	emaxd	16-bit unsigned maximum in RegD
adcb	8-bit add with carry to RegB	emaxm	16-bit unsigned maximum in memory
adda	8-bit add to RegA	emind	16-bit unsigned minimum in RegD
addb	8-bit add to RegB	eminm	16-bit unsigned minimum in memory
addd	16-bit add to RegD	emul	RegY:D=RegY*RegD unsigned mult
anda	8-bit logical and to RegA	emuls	RegY:D=RegY*RegD signed mult
andb	8-bit logical and to RegB	eora	8-bit logical exclusive or to RegA
andcc	8-bit logical and to RegCC	eorb	8-bit logical exclusive or to RegB
asl/lsl	8-bit left shift Memory	etbl	16-bit look up and interpolation
asla/lsla	8-bit left shift RegA	exg	exchange register contents exg X,Y
aslb/lslb	8-bit arith left shift RegB	fdiv	unsigned fract div, X=(65536*D)/X
asld/lslld	16-bit left shift RegD	ibeq	increment and branch if result=0 ibeq Y,loop
asr	8-bit arith right shift Memory	ibne	increment and branch if result≠0 ibne A,loop
asra	8-bit arith right shift to RegA	idiv	16-bit unsigned div, X=D/X, D=rem
asrb	8-bit arith right shift to RegB	idivs	16-bit signed divide, X=D/X, D=rem
bcc	branch if carry clear	inc	8-bit increment memory
bclr	bit clear in memory bclr PTT,#\$01	inca	8-bit increment RegA
bcs	branch if carry set	incb	8-bit increment RegB
beq	branch if result is zero (Z=1)	ins	16-bit increment RegSP
bge	branch if signed ≥	inx	16-bit increment RegX
bgnd	enter background debug mode	iny	16-bit increment RegY
bgt	branch if signed >	jmp	jump always
bhi	branch if unsigned >	jsr	jump to subroutine
bhs	branch if unsigned ≥	lbcc	long branch if carry clear
bita	8-bit and with RegA, sets CCR	lbcs	long branch if carry set
bitb	8-bit and with RegB, sets CCR	lbeq	long branch if result is zero
ble	branch if signed ≤	lbge	long branch if signed ≥
blo	branch if unsigned <	lbgt	long branch if signed >
bls	branch if unsigned ≤	lbhi	long branch if unsigned >
blt	branch if signed <	lbhs	long branch if unsigned ≥
bmi	branch if result is negative (N=1)	lblc	long branch if signed <
bne	branch if result is nonzero (Z=0)	lblo	long branch if unsigned <
bpl	branch if result is positive (N=0)	lbls	long branch if unsigned ≤
bra	branch always	lbtl	long branch if signed <
brclr	branch if bits are clear brclr PTT,#\$01,loop	lbmi	long branch if result is negative
brn	branch never	lbne	long branch if result is nonzero
brset	branch if bits are set brset PTT,#\$01,loop	lbpl	long branch if result is positive
bset	bit set clear in memory bset PTT,#\$04	lbra	long branch always
bsr	branch to subroutine	lbrn	long branch never
bvc	branch if overflow clear	lbvc	long branch if overflow clear
bvs	branch if overflow set	lbvs	long branch if overflow set
call	subroutine in expanded memory	ldaa	8-bit load memory into RegA
cba	8-bit compare RegA with RegB	ldab	8-bit load memory into RegB
clc	clear carry bit, C=0	ladd	16-bit load memory into RegD
cli	clear I=0, enable interrupts	lds	16-bit load memory into RegSP
clr	8-bit memory clear	ldx	16-bit load memory into RegX
clra	RegA clear	ldy	16-bit load memory into RegY
clrb	RegB clear	leas	16-bit load effective addr to SP
clv	clear overflow bit, V=0	leax	16-bit load effective addr to X
cmpa	8-bit compare RegA with memory	leay	16-bit load effective addr to Y
cmpb	8-bit compare RegB with memory	lsr	8-bit logical right shift memory
com	8-bit logical complement to memory	lsra	8-bit logical right shift RegA
coma	8-bit logical complement to RegA	lsrb	8-bit logical right shift RegB
comb	8-bit logical complement to RegB	lsrd	16-bit logical right shift RegD
cpd	16-bit compare RegD with memory	maxa	8-bit unsigned maximum in RegA
cpx	16-bit compare RegX with memory	maxm	8-bit unsigned maximum in memory
cpy	16-bit compare RegY with memory	mem	determine the membership grade
daa	8-bit decimal adjust accumulator	mina	8-bit unsigned minimum in RegA
dbeq	decrement and branch if result=0 dbeq Y,loop	minm	8-bit unsigned minimum in memory
dbne	decrement and branch if result≠0 dbne A,loop	movb	8-bit move memory to memory movb #100,PTT
dec	8-bit decrement memory	movw	16-bit move memory to memory movw #13,SCIBD
deca	8-bit decrement RegA	mul	RegD=RegA*RegB
decb	8-bit decrement RegB	neg	8-bit 2's complement negate memory
des	16-bit decrement RegSP	nega	8-bit 2's complement negate RegA
dex	16-bit decrement RegX	negb	8-bit 2's complement negate RegB
dey	16-bit decrement RegY	oraa	8-bit logical or to RegA
		orab	8-bit logical or to RegB

```

orcc  8-bit logical or to RegCC
psha  push 8-bit RegA onto stack
pshb  push 8-bit RegB onto stack
pshc  push 8-bit RegCC onto stack
pshd  push 16-bit RegD onto stack
pshx  push 16-bit RegX onto stack
pshy  push 16-bit RegY onto stack
pula  pop 8 bits off stack into RegA
pulb  pop 8 bits off stack into RegB
pulc  pop 8 bits off stack into RegCC
puld  pop 16 bits off stack into RegD
pulx  pop 16 bits off stack into RegX
puly  pop 16 bits off stack into RegY
rev   Fuzzy logic rule evaluation
revw  weighted Fuzzy rule evaluation
rol   8-bit roll shift left Memory
rola  8-bit roll shift left RegA
rolb  8-bit roll shift left RegB
ror   8-bit roll shift right Memory
rora  8-bit roll shift right RegA
rorb  8-bit roll shift right RegB
rtc   return sub in expanded memory
rti   return from interrupt
rts   return from subroutine
sba   8-bit subtract RegA-RegB
sbca  8-bit sub with carry from RegA
sbc   8-bit sub with carry from RegB
sec   set carry bit, C=1
sei   set I=1, disable interrupts
sev   set overflow bit, V=1
sex   sign extend 8-bit to 16-bit reg
      sex B,D
staa  8-bit store memory from RegA
stab  8-bit store memory from RegB
std   16-bit store memory from RegD
sts   16-bit store memory from SP
stx   16-bit store memory from RegX
sty   16-bit store memory from RegY
suba  8-bit sub from RegA
subb  8-bit sub from RegB
subd  16-bit sub from RegD
swi   software interrupt, trap
tab   transfer A to B
tap   transfer A to CC
tba   transfer B to A
tbeq  test and branch if result=0
      tbeq Y,loop
tbl   8-bit look up and interpolation
tbne  test and branch if result≠0
      tbne A,loop
tfr   transfer register to register
      tfr X,Y
tpa   transfer CC to A
trap  illegal instruction interrupt
trap  illegal op code, or software trap
tst   8-bit compare memory with zero
tsta  8-bit compare RegA with zero
tstb  8-bit compare RegB with zero
tsx   transfer S to X
tsy   transfer S to Y
txs   transfer X to S
tys   transfer Y to S
wai   wait for interrupt
wav   weighted Fuzzy logic average
xgdx  exchange RegD with RegX
xgdy  exchange RegD with RegY
    
```

example	addressing mode	Effective Address
ldaa #u	immediate	No EA
ldaa u	direct	EA is 8-bit address (0 to 255)
ldaa U	extended	EA is a 16-bit address
ldaa m,r	5-bit index	EA=r+m (-16 to 15)
ldaa v,+r	pre-increment	r=r+v, EA=r (1 to 8)
ldaa v,-r	pre-decrement	r=r-v, EA=r (1 to 8)
ldaa v,r+	post-increment	EA=r, r=r+v (1 to 8)
ldaa v,r-	post-decrement	EA=r, r=r-v (1 to 8)
ldaa A,r	Reg A offset	EA=r+A, zero padded
ldaa B,r	Reg B offset	EA=r+B, zero padded
ldaa D,r	Reg D offset	EA=r+D
ldaa q,r	9-bit index	EA=r+q (-256 to 255)
ldaa W,r	16-bit index	EA=r+W (-32768 to 65535)
ldaa [D,r]	D indirect	EA={r+D}
ldaa [W,r]	indirect	EA={r+W} (-32768 to 65535)

Freescale 6812 addressing modes **r** is **X, Y, SP, or PC**

Pseudo op	meaning
<b>org</b>	Specific absolute address to put subsequent object code
<b>= equ</b>	Define a constant symbol
<b>set</b>	Define or redefine a constant symbol
<b>dc.b db fcb .byte</b>	Allocate byte(s) of storage with initialized values
<b>fcc</b>	Create an ASCII string (no termination character)
<b>dc.w dw fdb .word</b>	Allocate word(s) of storage with initialized values
<b>dc.l dl .long</b>	Allocate 32-bit long word(s) of storage with initialized values
<b>ds ds.b rmb .blkb</b>	Allocate bytes of storage without initialization
<b>ds.w .blkw</b>	Allocate bytes of storage without initialization
<b>ds.l .blk1</b>	Allocate 32-bit words of storage without initialization

# SUBD

**Subtract Double Accumulator**

# SUBD

**Operation:**  $(A : B) - (M : M + 1) \Rightarrow A : B$ **Description:** Subtracts the content of memory location  $M : M + 1$  from the content of double accumulator  $D$  and places the result in  $D$ .

Source Form	Address Mode	Object Code	HCS12 Access Detail
SUBD #opr16i	IMM	83 jj kk	PO
SUBD opr8a	DIR	93 dd	RPf
SUBD opr16a	EXT	B3 hh ll	RPO
SUBD oprx0_xysp	IDX	A3 xb	RPf
SUBD oprx9,xyssp	IDX1	A3 xb ff	RPO
SUBD oprx16,xysp	IDX2	A3 xb ee ff	fRPP