

First: \_\_\_\_\_ Middle Initial: \_\_\_\_\_ Last: \_\_\_\_\_

This is a closed book exam. You must put your answers on this piece of paper only. You have 50 minutes, so allocate your time accordingly. *Please read the entire quiz before starting.*

**(5) Question 1.****(5) Question 2.****(5) Question 3.****(5) Question 4.****(5) Question 5.****(5) Question 6.****(5) Question 7.****(5) Question 8.****(5) Question 9.****(10) Question 10.**

```
Pulse bset PTT,#1 ; send pulse on PT0
```

```
    bclr PTT,#1
```

```
    rts
```

(15) Question 11. **Convert**

(5) Question 12.

(15) Question 13.

```
calc                                ;short calc(void){  
  
                                        ;short sum,n;  
  
                                        ;n = 100;  
  
                                        ;sum = 0;  
  
                                        ;do{ sum = sum+n;  
  
                                        ;} while(--n);  
  
                                        ;return(sum);}
```

This Fifo queue can hold up to eight 8-bit data values, and the picture shows it currently is holding three values (shaded).

(5) **Question 1.** What value is returned if we were to call **Fifo\_Get** at this point?

(5) **Question 2.** Next, assume we call **Fifo\_Put**. What will be the new **PutPt** after we call **Fifo\_Put**?

Address	Contents
\$3900	\$00
\$3901	\$01
\$3902	\$02
\$3903	\$12
\$3904	\$56 ← GetPt
\$3905	\$78
\$3906	\$34
\$3907	\$66 ← PutPt

Questions 3 and 4 involve the following assembly program involving a stack frame.

```
main lds  # $4000
     ldaa #100
     psha          ; pass 8-bit in parameter on stack
     jsr  sub2
     leas 1,s      ; balance stack
here bra  here
data set  xxx    ; binding of 8-bit local variable
in   set  yyy    ; binding of 8-bit input parameter
sub2  pshx        ; save register X
     des          ; allocate 8-bit local variable called data
     tsx          ; RegX stack frame
;****body of the subroutine
     ldab in,x    ; get a copy of in parameter
     stab data,x  ; store into local variable data
;****end of body
     ins          ; deallocate data
     pulx         ; restore register X
     rts          ; return
```


(5) **Question 3.** What value should you use in the **xxx** position to implement the binding of the local variable, **data**?

(5) **Question 4.** What value should you use in the **yyy** position to implement the binding of the parameter, **in**?

(5) **Question 5.** Specify the resistor value for  $R_1$ , assuming LED current  $I_d$  is 1 mA, the LED voltage  $V_d$  is 2.5 V, and the gate output voltage  $V_{OL}$  is 0.5V.

(5) **Question 6.** Which three events cause an interrupt to occur? Specify three letters in any order.

- A) The software disarms the interrupt (e.g., RTIE=0)
- B) The I bit in the CCR is set
- C) The I bit in the CCR is clear
- D) The software arms the interrupt (e.g., RTIE=1)
- E) The software acknowledges the interrupt, clearing the flag (e.g., RTIF=0)
- F) The software sets the flag bit (e.g., RTIF=1)
- G) The hardware sets the flag bit (e.g., RTIF=1)
- H) The hardware acknowledges the interrupt, clearing the flag (e.g., RTIF=0)



(5) **Question 7.** Consider a 10-bit ADC with a range of -10 to +10V. What is the approximate resolution of this ADC? Give units.

(5) **Question 8.** The 0 to 5V 10-bit ADC on the 9S12C32 uses the successive approximation conversion technique. This technique involves a series of guesses. Which will be the first guess?

- A) 0 V
- B)  $5V/1024 = 5mV$
- C)  $5V/256 = 20mV$
- D) 1.25 V
- E) 2.5 V
- F) 3.75 V
- G) 5 V

(5) **Question 9.** The following ISR has a bug (I know it doesn't do anything):

```

;*****called when RTIF is set *****
RTIhandler
    ldaa PTT
    sei
    rti

    org $FFF0
    fdb RTIhandler

```

- A) Register A is altered by the ISR, so the main program will be confused.
- B) The **sei** instruction disables interrupts, so no more interrupts will occur
- C) This ISR did not acknowledge the interrupt (clear RTIF), so it will interrupt over and over continuously.
- D) This ISR did not acknowledge the interrupt (clear RTIF) so no more interrupts will occur.
- E) The stack is unbalanced, so it will crash.
- F) The ISR didn't need to set the I bit with the **sei**, because the **rti** instruction will automatically set the I bit when the handler returns.

(15) **Question 10.** A complicated software system includes this subroutine

```

Pulse bset PTT,#1 ; send pulse on PT0
      bclr PTT,#1
      rts

```

Design a minimally intrusive debugging instrument that will allow you to measure how many times this subroutine has been called. You may assume that this subroutine is called less than 1000 times. Include global variable definitions, an initialization subroutine and the instrument added to **Pulse** that counts. No comments required for this question.

(15) **Question 11.** Write a subroutine that converts a 10-bit ADC sample into a position. The input parameter is passed call by reference in Reg Y, meaning Reg Y contains a pointer to the input 16-bit input data. The output parameter should be returned by value in RegD, meaning Reg D itself contains the result. The conversion is a linear function (Output =  $2.5 * \text{Input} + 100$ ). The range of input values is 0 to 1023. The output range is 100 to 2556. The following main program illustrates how data is passed into and out of your subroutine. *Comments are required.*

	<code>org</code>	<code>\$3800</code>	<code>2.5*65536= 163840</code>
<b>Result</b>	<code>rmb</code>	<code>2</code>	<code>2.5/65536= 0.00003814697</code>
	<code>org</code>	<code>\$4000</code>	<code>65536/2.5= 26214</code>
<b>Data</b>	<code>fdb</code>	<code>1000</code>	<code>3.5*65536= 229376</code>
<b>main</b>	<code>lds</code>	<code>#\$4000</code>	<code>3.5/65536= 0.00005340576</code>
	<code>ldy</code>	<code>#Data ; RegY points to data</code>	<code>65536/3.5= 18725</code>
	<code>jsr</code>	<code>Convert ; your subroutine</code>	
	<code>std</code>	<code>Result ; save result</code>	

The following table shows some example data. (don't worry about rounding the LSB)

<b>Input</b>	<b>2.5*Input</b>	<b>Output</b>	<b>Meaning</b>
0	0	100	1.00 cm
100	250	350	3.50 cm
1000	2500	2600	26.00 cm
1022	2555	2655	26.55 cm

(hint: you can solve this problem one of two ways. First, you could use the `fdiv` instruction. Second, you could rewrite the formula as `Output= 2*Input+Input/2+100`.)

**(5) Question 12.** A serial port will be used to transfer 2000 bytes of information per second. The protocol is 1 start bit, 8 data bits, and 2 stop bits. What is the slowest baud rate that can handle this serial transfer?

**(20) Question 13.** Translate explicitly (line by line) the following C program to assembly. Both variables (`n` `sum`) must be stored on the stack, including symbolic binding. For each line of C, fetch necessary values off the stack, operate, and store back to the stack as appropriate. For example, `sum = sum+n;` should be implemented as read `sum` from stack, read `n` from stack, add, write result back to stack. The output parameter should be returned by value in Reg D. No additional comments required for this question.

```
short calc(void){
short sum,n; // two 16-bit signed variables
  n = 100;
  sum = 0;
  do{ sum = sum+n;
  } while(--n); // means decrement and branch back if not zero
  return(sum);} // return a 16-bit result in Reg D
```

aba	8-bit add RegA=RegA+RegB	ediv	RegY=(Y:D)/RegX, unsigned divide
abx	unsigned add RegX=RegX+RegB	edivs	RegY=(Y:D)/RegX, signed divide
aby	unsigned add RegY=RegY+RegB	emac	16 by 16 signed mult, 32-bit add
adca	8-bit add with carry to RegA	emaxd	16-bit unsigned maximum in RegD
adcb	8-bit add with carry to RegB	emaxm	16-bit unsigned maximum in memory
adda	8-bit add to RegA	emind	16-bit unsigned minimum in RegD
addb	8-bit add to RegB	eminm	16-bit unsigned minimum in memory
addd	16-bit add to RegD	emul	RegY:D=RegY*RegD unsigned mult
anda	8-bit logical and to RegA	emuls	RegY:D=RegY*RegD signed mult
andb	8-bit logical and to RegB	eora	8-bit logical exclusive or to RegA
andcc	8-bit logical and to RegCC	eorb	8-bit logical exclusive or to RegB
asl/lsl	8-bit left shift Memory	etbl	16-bit look up and interpolation
asla/lsla	8-bit left shift RegA	exg	exchange register contents exg X,Y
aslb/lslb	8-bit arith left shift RegB	fdiv	unsigned fract div, X=(65536*D)/X
asld/lslld	16-bit left shift RegD	ibeq	increment and branch if result=0 ibeq Y,loop
asr	8-bit arith right shift Memory	ibne	increment and branch if result≠0 ibne A,loop
asra	8-bit arith right shift to RegA	idiv	16-bit unsigned div, X=D/X, D=rem
asrb	8-bit arith right shift to RegB	idivs	16-bit signed divide, X=D/X, D=rem
bcc	branch if carry clear	inc	8-bit increment memory
bclr	bit clear in memory bclr PTT,#\$01	inca	8-bit increment RegA
bcs	branch if carry set	incb	8-bit increment RegB
beq	branch if result is zero (Z=1)	ins	16-bit increment RegSP
bge	branch if signed ≥	inx	16-bit increment RegX
bgnd	enter background debug mode	iny	16-bit increment RegY
bgt	branch if signed >	jmp	jump always
bhi	branch if unsigned >	jsr	jump to subroutine
bhs	branch if unsigned ≥	lbcc	long branch if carry clear
bita	8-bit and with RegA, sets CCR	lbcs	long branch if carry set
bitb	8-bit and with RegB, sets CCR	lbeq	long branch if result is zero
ble	branch if signed ≤	lbge	long branch if signed ≥
blo	branch if unsigned <	lbgt	long branch if signed >
bls	branch if unsigned ≤	lbhi	long branch if unsigned >
blt	branch if signed <	lbhs	long branch if unsigned ≥
bmi	branch if result is negative (N=1)	lbl	long branch if signed ≤
bne	branch if result is nonzero (Z=0)	lblo	long branch if unsigned <
bpl	branch if result is positive (N=0)	lbls	long branch if unsigned ≤
bra	branch always	lbtl	long branch if signed <
brclr	branch if bits are clear brclr PTT,#\$01,loop	lbmi	long branch if result is negative
brn	branch never	lbne	long branch if result is nonzero
brset	branch if bits are set brset PTT,#\$01,loop	lbpl	long branch if result is positive
bset	bit set clear in memory bset PTT,#\$04	lbra	long branch always
bsr	branch to subroutine	lbrn	long branch never
bvc	branch if overflow clear	lbvc	long branch if overflow clear
bvs	branch if overflow set	lbvs	long branch if overflow set
call	subroutine in expanded memory	ldaa	8-bit load memory into RegA
cba	8-bit compare RegA with RegB	ldab	8-bit load memory into RegB
clc	clear carry bit, C=0	ladd	16-bit load memory into RegD
cli	clear I=0, enable interrupts	lds	16-bit load memory into RegSP
clr	8-bit memory clear	ldx	16-bit load memory into RegX
clra	RegA clear	ldy	16-bit load memory into RegY
clrb	RegB clear	leas	16-bit load effective addr to SP
clv	clear overflow bit, V=0	leax	16-bit load effective addr to X
cmpa	8-bit compare RegA with memory	leay	16-bit load effective addr to Y
cmpb	8-bit compare RegB with memory	lsr	8-bit logical right shift memory
com	8-bit logical complement to memory	lsra	8-bit logical right shift RegA
coma	8-bit logical complement to RegA	lsrb	8-bit logical right shift RegB
comb	8-bit logical complement to RegB	lsrd	16-bit logical right shift RegD
cpd	16-bit compare RegD with memory	maxa	8-bit unsigned maximum in RegA
cpx	16-bit compare RegX with memory	maxm	8-bit unsigned maximum in memory
cpy	16-bit compare RegY with memory	mem	determine the membership grade
daa	8-bit decimal adjust accumulator	mina	8-bit unsigned minimum in RegA
dbeq	decrement and branch if result=0 dbeq Y,loop	minm	8-bit unsigned minimum in memory
dbne	decrement and branch if result≠0 dbne A,loop	movb	8-bit move memory to memory movb #100,PTT
dec	8-bit decrement memory	movw	16-bit move memory to memory movw #13,SCIBD
deca	8-bit decrement RegA	mul	RegD=RegA*RegB
decb	8-bit decrement RegB	neg	8-bit 2's complement negate memory
des	16-bit decrement RegSP	nega	8-bit 2's complement negate RegA
dex	16-bit decrement RegX	negb	8-bit 2's complement negate RegB
dey	16-bit decrement RegY	oraa	8-bit logical or to RegA
		orab	8-bit logical or to RegB

orcc	8-bit logical or to RegCC	stab	8-bit store memory from RegB
psha	push 8-bit RegA onto stack	std	16-bit store memory from RegD
pshb	push 8-bit RegB onto stack	sts	16-bit store memory from SP
pshc	push 8-bit RegCC onto stack	stx	16-bit store memory from RegX
pshd	push 16-bit RegD onto stack	sty	16-bit store memory from RegY
pshx	push 16-bit RegX onto stack	suba	8-bit sub from RegA
pshy	push 16-bit RegY onto stack	subb	8-bit sub from RegB
pula	pop 8 bits off stack into RegA	subd	16-bit sub from RegD
pulb	pop 8 bits off stack into RegB	swi	software interrupt, trap
pulc	pop 8 bits off stack into RegCC	tab	transfer A to B
puld	pop 16 bits off stack into RegD	tap	transfer A to CC
pulx	pop 16 bits off stack into RegX	tba	transfer B to A
puly	pop 16 bits off stack into RegY	tbeq	test and branch if result=0
rev	Fuzzy logic rule evaluation	tbeq Y,loop	
revw	weighted Fuzzy rule evaluation	tbl	8-bit look up and interpolation
rol	8-bit roll shift left Memory	tbne	test and branch if result≠0
rola	8-bit roll shift left RegA	tbne A,loop	
rolb	8-bit roll shift left RegB	tfr	transfer register to register
ror	8-bit roll shift right Memory	tfr X,Y	
rora	8-bit roll shift right RegA	tpa	transfer CC to A
rorb	8-bit roll shift right RegB	trap	illegal instruction interrupt
rtc	return sub in expanded memory	trap	illegal op code, or software trap
rti	return from interrupt	tst	8-bit compare memory with zero
rts	return from subroutine	tsta	8-bit compare RegA with zero
sba	8-bit subtract RegA-RegB	tstb	8-bit compare RegB with zero
sbca	8-bit sub with carry from RegA	tsx	transfer S to X
sbc	8-bit sub with carry from RegB	tsy	transfer S to Y
sec	set carry bit, C=1	txs	transfer X to S
sei	set I=1, disable interrupts	tys	transfer Y to S
sev	set overflow bit, V=1	wai	wait for interrupt
sex	sign extend 8-bit to 16-bit reg	wav	weighted Fuzzy logic average
sex B,D		xgdx	exchange RegD with RegX
staa	8-bit store memory from RegA	xgdy	exchange RegD with RegY

example	addressing mode	Effective Address
ldaa #u	immediate	none
ldaa u	direct	EA is 8-bit address (0 to 255)
ldaa U	extended	EA is a 16-bit address
ldaa m,r	5-bit index	EA=r+m (-16 to 15)
ldaa v,+r	pre-increment	r=r+v, EA=r (1 to 8)
ldaa v,-r	pre-decrement	r=r-v, EA=r (1 to 8)
ldaa v,r+	post-increment	EA=r, r=r+v (1 to 8)
ldaa v,r-	post-decrement	EA=r, r=r-v (1 to 8)
ldaa A,r	Reg A offset	EA=r+A, zero padded
ldaa B,r	Reg B offset	EA=r+B, zero padded
ldaa D,r	Reg D offset	EA=r+D
ldaa q,r	9-bit index	EA=r+q (-256 to 255)
ldaa W,r	16-bit index	EA=r+W (-32768 to 65535)
ldaa [D,r]	D indirect	EA={r+D}
ldaa [W,r]	indirect	EA={r+W} (-32768 to 65535)

### Freescale 6812 addressing modes

Pseudo op	meaning
<b>org</b>	Specific absolute address to put subsequent object code
<b>= equ</b>	Define a constant symbol
<b>set</b>	Define or redefine a constant symbol
<b>dc.b db fcb .byte</b>	Allocate byte(s) of storage with initialized values
<b>fcc</b>	Create an ASCII string (no termination character)
<b>dc.w dw fdb .word</b>	Allocate word(s) of storage with initialized values
<b>dc.l dl .long</b>	Allocate 32-bit long word(s) of storage with initialized values
<b>ds ds.b rmb .blkb</b>	Allocate bytes of storage without initialization
<b>ds.w .blkw</b>	Allocate bytes of storage without initialization
<b>ds.l .blkl</b>	Allocate 32-bit words of storage without initialization

# FDIV

## Fractional Divide

# FDIV

**Operation:**  $(D) \div (X) \Rightarrow X$ ; Remainder  $\Rightarrow D$

**Description:** Divides an unsigned 16-bit numerator in double accumulator D by an unsigned 16-bit denominator in index register X, producing an unsigned 16-bit quotient in X and an unsigned 16-bit remainder in D. If both the numerator and the denominator are assumed to have radix points in the same positions, the radix point of the quotient is to the left of bit 15. The numerator must be less than the denominator. In the case of overflow (denominator is less than or equal to the numerator) or division by zero, the quotient is set to \$FFFF, and the remainder is indeterminate.

FDIV is equivalent to multiplying the numerator by  $2^{16}$  and then performing 32 by 16-bit integer division. The result is interpreted as a binary-weighted fraction, which resulted from the division of a 16-bit integer by a larger 16-bit integer. A result of \$0001 corresponds to 0.000015, and \$FFFF corresponds to 0.9998. The remainder of an IDIV instruction can be resolved into a binary-weighted fraction by an FDIV instruction. The remainder of an FDIV instruction can be resolved into the next 16 bits of binary-weighted fraction by another FDIV instruction.

**CCR Details:**

S	X	H	I	N	Z	V	C
-	-	-	-	-	Δ	Δ	Δ

Z: Set if quotient is \$0000; cleared otherwise

V: 1 if  $X \leq D$   
Set if the denominator was less than or equal to the numerator; cleared otherwise

C:  $\overline{X15} \bullet \overline{X14} \bullet \overline{X13} \bullet \overline{X12} \bullet \dots \bullet \overline{X3} \bullet \overline{X2} \bullet \overline{X1} \bullet \overline{X0}$   
Set if denominator was \$0000; cleared otherwise