First: Last:
This is a closed book exam. You have 50 minutes, so allocate your time accordingly.
Please read the entire quiz before starting.

## Please read and affirm our honor code:

"The core values of The University of Texas at Austin are learning, discovery, freedom, leadership, individual opportunity, and responsibility. Each member of the university is expected to uphold these values through integrity, honesty, trust, fairness, and respect toward peers and community."

Signed: $\qquad$ November 21, 2008
(5) Question 1. List the three conditions that must be true for an RDRF interrupt to occur?
(5) Question 2. Consider a right-justified unsigned 10 -bit ADC with a range of 0 to +10 V . What ADC value would you get if the analog input were 1.00 V ?
(10) Question 3. Consider a serial port operating with a baud rate of 1000 bits per second. Draw the waveform occurring at the PS1 output (voltage levels are +5 and 0 ) when the ASCII ' 5 ' (\$35) is transmitted on SCI1. The protocol is 1 start, 8 data and 1 stop bit.


Questions 4 and 5 involve the following assembly program involving one 8-bit parameter passed on the stack and one 16-bit local variable, also on the stack.

```
main lds #$4000
    movb #100,1,-sp ; pass 8-bit in parameter on stack
    jsr sub2
    ins ; balance stack, discarding the in parameter
here bra here
in set xxx ; binding of 8-bit input parameter
cnt set yyy ; binding of 16-bit local variable
sub2 leas -2,sp ; allocate 16-bit local variable called cnt
    pshx ; save register X
;****body of the subroutine
; .......other stuff.......
    ldaa in,sp ; get a copy of in parameter
    stx cnt,sp ; store into local variable cnt
; .......other stuff.......
;****end of body
    pulx ; restore register X
    leas 2,sp ; deallocate cnt
    rts ; return
```

(5) Question 4. What value should you use in the $\mathbf{x x x}$ position to implement the binding of the parameter, in?
(5) Question 5. What value should you use in the yyy position to implement the binding of the local variable, cnt?
(10) Question 6. Assuming the SCI0 has been previously initialized, write a busy-wait subroutine that outputs one 8 -bit byte. The parameter is passed call by reference using RegX.
;input: RegX points to data, Output: none SCI_OutChar
(15) Question 7. This Fifo queue has 8 allocated locations and can hold up to seven 8 -bit data values. The picture shows it currently holding three values (shaded). The Fifo and its two pointers are defined in RAM. When the pointers are equal the Fifo is empty.


Write an assembly subroutine, Fifo_Get, that implements the Get
 operation. A result code is returned in RegA. If RegA=1, then a byte was successfully removed, and the data is returned in $\operatorname{RegB}$. If $\operatorname{Reg} A=0$, no data could be removed from the fifo because it was previously empty at the time of the call.
;input: none, Output: RegA=success, RegB=data removed Fifo_Get

The following 9S12 assembly program implements a one-input four-output finite state machine.
The input is on Port J bit 0 and the outputs are on Port H bits 3,2,1,0 and Port T bits 3,2,1,0.
org $\$ 4000 \quad$;Put in ROM
Stop fcb 1,2 ;Output
fdb Stop,Go ;Next
Go fcb 3,4
fdb sss,ttt
Turn fcb 5,6
fdb Stop,Go
Main lds \#\$4000
bset DDRH,\#\$0F ; PH3-0 first out
bset DDRT,\#\$0F ; PT3-0 second out
bclr DDRJ,\#\$01 ; PJ0 is input
ldy \#Stop ; RegY is the State pointer
FSM yyy ; RegA, RegB are output values for this state
staa PTH ; Perform the first output to PTH
stab PTT ; Perform the second output to PTT
ldab PTJ ; Read input
andb \#\$01 ; just interested in bit 0
lslb ; 2 bytes per 16 bit address
aby ; add 0,2 depending on input
zzz ; Next state depending on input
bra FSM
(5) Question 8. What should you put in the sss, ttt positions?
(5) Question 9. What instruction (op code and operand) goes in the yyy position?
(5) Question 10. What instruction (op code and operand) goes in the $\mathbf{z Z Z}$ position?
(30) Question 11. Assume the PLL is not active, and the E clock is 8 MHz . Write software using output compare 5 interrupts to produce a 1 kHz squarewave on PH 0 . PH0 is low for 500 $\mu \mathrm{sec}$, then high for $500 \mu \mathrm{sec}$, repeated over and over. Include ALL software for this system: main, initialization, output compare 5 interrupt service routine, the output compare 5 interrupt vector, and reset vector. The main program initializes the stack, initializes PH0, activates output compare 5 interrupts, and then performs a do-nothing loop. The output compare 5 interrupt service routine performs the output to PH 0 . Global variables are allowed, but not needed.

```
    org $4000 ; EEPROM
main lds #$4000 ; initialize stack
; initialize PH0, and output compare 5
```

loop bra loop ; main program does nothing ;output compare 5 interrupt service routine 0C5han
; set the output compare interrupt vector

| aba | 8-bit add RegA $=$ Reg $A+$ Reg $B$ | des | 16-bit decrement RegSP |
| :---: | :---: | :---: | :---: |
| abx | unsigned add Reg $X=\operatorname{Reg} X+\operatorname{RegB}$ | dex | 16-bit decrement RegX |
| aby | unsigned add RegY $=$ Reg $Y+$ RegB | dey | 16-bit decrement RegY |
| adca | 8-bit add with carry to RegA | ediv | Reg $Y=(\mathrm{Y}: \mathrm{D}) /$ Reg X , unsigned divide |
| adcb | 8-bit add with carry to RegB | edivs | RegY=(Y:D)/RegX, signed divide |
| adda | 8-bit add to RegA | emacs | 16 by 16 signed multiply, 32-bit add |
| addb | 8-bit add to RegB | emaxd | 16-bit unsigned maximum in RegD |
| addd | 16-bit add to RegD | emaxm | 16-bit unsigned maximum in memory |
| anda | 8-bit logical and to RegA | emind | 16-bit unsigned minimum in RegD |
| andb | 8-bit logical and to RegB | eminm | 16-bit unsigned minimum in memory |
| andcc | 8-bit logical and to RegCC | emul | RegY:D=RegY*RegD unsigned multiply |
| asl/l | sl 8-bit left shift Memory | emuls | RegY:D=RegY*RegD signed multiply |
| asla/ | lsla 8-bit left shift RegA | eora | 8-bit logical exclusive or to RegA |
| aslb/ | lslb 8-bit arith left shift RegB | eorb | 8-bit logical exclusive or to RegB |
| asld/ | lsld 16-bit left shift RegD | etbl | 16-bit look up and interpolation |
| asr | 8-bit arith right shift Memory | exg | exchange register contents exg $\mathrm{X}, \mathrm{Y}$ |
| asra | 8-bit arith right shift to RegA | fdiv | unsigned fract div, $\mathrm{X}=(65536 * \mathrm{D}) / \mathrm{X}$ |
| asrb | 8-bit arith right shift to RegB | ibeq | increment and branch if result=0 ibeq Y , loop |
| bcc | branch if carry clear | ibne | increment and branch if result $\neq 0$ ibne A , loop |
| bclr | bit clear in memory bclr PTT,\#\$01 | idiv | 16-bit unsigned div, $X=D / X, D=$ remainder |
| bcs | branch if carry set | idivs | 16 -bit signed divide, $\mathrm{X}=\mathrm{D} / \mathrm{X}, \mathrm{D}=$ remainder |
| beq | branch if result is zero ( $\mathrm{Z}=1$ ) | inc | 8 -bit increment memory |
| bge | branch if signed $\geq$ | inca | 8-bit increment RegA |
| bgnd | enter background debug mode | incb | 8-bit increment RegB |
| bgt | branch if signed > | ins | 16-bit increment RegSP |
| bhi | branch if unsigned $>$ | inx | 16-bit increment RegX |
| bhs | branch if unsigned $\geq$ | iny | 16-bit increment RegY |
| bita | 8-bit and with RegA, sets CCR | jmp | jump always |
| bitb | 8-bit and with RegB, sets CCR | jsr | jump to subroutine |
| ble | branch if signed $\leq$ | lbcc | long branch if carry clear |
| blo | branch if unsigned $<$ | lbcs | long branch if carry set |
| bls | branch if unsigned $\leq$ | lbeq | long branch if result is zero |
| blt | branch if signed < | lbge | long branch if signed $\geq$ |
| bmi | branch if result is negative ( $\mathrm{N}=1$ ) | lbgt | long branch if signed $>$ |
| bne | branch if result is nonzero ( $\mathrm{Z}=0$ ) | lbhi | long branch if unsigned $>$ |
| bpl | branch if result is positive ( $\mathrm{N}=0$ ) | lbhs | long branch if unsigned $\geq$ |
| bra | branch always | lble | long branch if signed $\leq$ |
| brclr | branch if bits are clear brclr PTT,\#\$01, loop | lblo | long branch if unsigned < |
| brn | branch never | lbls | long branch if unsigned $\leq$ |
| brset | branch if bits are set brset PTT,\#\$01, loop | lblt | long branch if signed < |
| bset | bit set clear in memory bset PTT, \#\$04 | lbmi | long branch if result is negative |
| bsr | branch to subroutine | lbne | long branch if result is nonzero |
| bvc | branch if overflow clear | lbpl | long branch if result is positive |
| bvs | branch if overflow set | lbra | long branch always |
| call | subroutine in expanded memory | lbrn | long branch never |
| cba | 8-bit compare RegA with RegB | lbvc | long branch if overflow clear |
| clc | clear carry bit, $\mathrm{C}=0$ | lbvs | long branch if overflow set |
| cli | clear $\mathrm{I}=0$, enable interrupts | ldaa | 8-bit load memory into RegA |
| clr | 8-bit memory clear | ldab | 8-bit load memory into RegB |
| clra | RegA clear | ldd | 16-bit load memory into RegD |
| clrb | RegB clear | lds | 16-bit load memory into RegSP |
| clv | clear overflow bit, $\mathrm{V}=0$ | ldx | 16-bit load memory into RegX |
| cmpa | 8-bit compare RegA with memory | ldy | 16-bit load memory into RegY |
| cmpb | 8-bit compare RegB with memory | leas | 16-bit load effective addr to SP leas 2,sp |
| com | 8-bit logical complement to memory | leax | 16-bit load effective addr to X leax 2, x |
| coma | 8-bit logical complement to RegA | leay | 16-bit load effective addr to Y leay 2, y |
| comb | 8-bit logical complement to RegB | lsr | 8-bit logical right shift memory |
| cpd | 16-bit compare RegD with memory | lsra | 8-bit logical right shift RegA |
| cpx | 16-bit compare RegX with memory | lsrb | 8-bit logical right shift RegB |
| сру | 16-bit compare RegY with memory | lsrd | 16-bit logical right shift RegD |
| daa | 8-bit decimal adjust accumulator | maxa | 8-bit unsigned maximum in RegA |
| dbeq | decrement and branch if result=0 dbeq Y, loop | maxm | 8-bit unsigned maximum in memory |
| dbne | decrement and branch if result $\neq 0$ dbne $A$, loop | mem | determine the membership grade |
| dec | 8-bit decrement memory | mina | 8-bit unsigned minimum in RegA |
| deca | 8-bit decrement RegA | minm | 8-bit unsigned minimum in memory |
| decb | 8-bit decrement RegB | movb | 8-bit move memory to memory movb \#100, PTT |

movw
mul $\operatorname{RegD}=\operatorname{Reg} A * \operatorname{RegB}$
neg 8 -bit 2's complement negate memory
nega 8 -bit 2's complement negate RegA
negb 8-bit 2's complement negate RegB
oraa 8 -bit logical or to RegA
orab 8-bit logical or to RegB
orcc 8-bit logical or to RegCC
psha push 8-bit RegA onto stack
pshb push 8-bit RegB onto stack
pshc push 8-bit RegCC onto stack
pshd push 16-bit RegD onto stack
pshx push 16-bit RegX onto stack
pshy push 16-bit RegY onto stack
pula pop 8 bits off stack into RegA
pulb pop 8 bits off stack into RegB
pulc pop 8 bits off stack into RegCC
puld pop 16 bits off stack into RegD
pulx pop 16 bits off stack into RegX
puly pop 16 bits off stack into RegY
rev Fuzzy logic rule evaluation
revw weighted Fuzzy rule evaluation
rol 8-bit roll shift left Memory
rola 8 -bit roll shift left RegA
rolb 8-bit roll shift left RegB
ror 8-bit roll shift right Memory
rora 8-bit roll shift right RegA
rorb 8-bit roll shift right RegB
$r$ tc return sub in expanded memory
rti return from interrupt
rts return from subroutine
sba 8-bit subtract RegA-RegB
sbca 8 -bit sub with carry from RegA
sbcb 8-bit sub with carry from RegB
sec set carry bit, $\mathrm{C}=1$
sei set $\mathrm{I}=1$, disable interrupts
sev set overflow bit, $\mathrm{V}=1$
sex sign extend 8 -bit to 16 -bit reg sex $B, D$
staa 8 -bit store memory from RegA
stab 8-bit store memory from RegB
std 16-bit store memory from RegD
sts 16-bit store memory from SP
stx 16-bit store memory from $\operatorname{Reg} X$
sty $\quad 16$-bit store memory from RegY
suba 8-bit sub from RegA
subb 8-bit sub from RegB
subd 16-bit sub from RegD
swi software interrupt, trap
tab transfer A to B
tap transfer A to CC
tba transfer B to A
tbeq test and branch if result $=0$
tbl 8-bit look up and interpolation
tbne test and branch if result $\neq 0$ tbne $A$, loop
$t f r$ transfer register to register $\mathrm{tfr} \mathrm{X}, \mathrm{Y}$
tpa transfer CC to A
trap illegal instruction interrupt
trap illegal op code, or software trap
tst 8-bit compare memory with zero
tsta 8-bit compare RegA with zero
tstb 8-bit compare RegB with zero
tsx transfer S to X
tsy transfer $S$ to $Y$
txs transfer X to S
tys transfer Y to S
\$0040

| Bit 7 | 6 | 5 | 4 |
| :---: | :---: | :---: | :---: |
| IOS7 | IOS6 | IOS5 | IOS4 |


| wai | wait for interrupt |
| :--- | :--- |
| wav | weighted Fuzzy logic average |
| Xgdx | exchange RegD with RegX |
| xgdy | exchange RegD with RegY |


| Example | Mode | Effective Address |
| :---: | :---: | :---: |
| ldaa \#u | immediate | No EA |
| ldaa u | direct | EA is 8-bit address |
| ldaa U | extended | EA is a 16-bit address |
| ldaa m, r | 5-bit index | $\mathrm{EA}=\mathrm{r}+\mathrm{m}(-16$ to 15$)$ |
| ldaa $\mathrm{v},+\mathrm{r}$ | pre-incr | $\mathrm{r}=\mathrm{r}+\mathrm{v}, \mathrm{EA}=\mathrm{r}(1$ to 8$)$ |
| ldaa $\mathrm{V},-\mathrm{r}$ | pre-dec | $\mathrm{r}=\mathrm{r}-\mathrm{v}, \mathrm{EA}=\mathrm{r}$ (1 to 8) |
| ldaa $\mathrm{v}, \mathrm{r}+$ | post-inc | $E A=r, r=r+v(1$ to 8$)$ |
| ldaa $\mathrm{V}, \mathrm{r}$ - | post-dec | $E A=r, r=r-v$ (1 to 8) |
| ldaa A, r | Reg A offset | EA $=\mathrm{r}+\mathrm{A}$, zero padded |
| ldaa B, r | Reg B offset | $\mathrm{EA}=\mathrm{r}+\mathrm{B}$, zero padded |
| ldaa $\mathrm{D}, \mathrm{r}$ | Reg D offset | $E A=r+D$ |
| ldaa $q, r$ | 9-bit index | $E A=r+q$ |
| ldaa W, r | 16-bit index | $\mathrm{EA}=\mathrm{r}+\mathrm{W}$ |
| ldaa [D, r] | D indirect | $\mathrm{EA}=\{\mathrm{r}+\mathrm{D}\}$ |
| ldaa [W, r] | indirect | $\mathrm{EA}=\{\mathrm{r}+\mathrm{W}\}$ |

Freescale 6812 addressing modes $\mathbf{r}$ is $\mathbf{X}, \mathbf{Y}, \mathbf{S P}$, or $\mathbf{P C}$

| Pseudo op | Meaning |
| :--- | :--- |
| org | Where to put subsequent code |
| $=$ equ set | Define a constant symbol |
| dc.b db fcb .byte | Allocate byte(s) with values |
| fcc | Create an ASCII string |
| dc.w dw fdb . word | Allocate word(s) with values |
| dc.l dl .long | Allocate 32-bit with values |
| ds ds.b rmb .blkb | Allocate bytes without init |
| ds.w .blkw | Allocate word(s) without init |


| Vector | Interrupt Source | Arm |
| :--- | :--- | :--- |
| \$FFFE | Reset | None |
| \$FFF8 | Trap | None |
| \$FFF6 | SWI | None |
| \$FFF0 | Real time interrupt | CRGINT.RTIE |
| \$FFEE | Timer channel 0 | TIE.C0I |
| \$FFEC | Timer channel 1 | TIE.C1I |
| \$FFEA | Timer channel 2 | TIE.C2I |
| \$FFE8 | Timer channel 3 | TIE.C3I |
| \$FFE6 | Timer channel 4 | TIE.C4I |
| \$FFE4 | Timer channel 5 | TIE.C5I |
| \$FFE2 | Timer channel 6 | TIE.C6I |
| \$FFE0 | Timer channel 7 | TIE.C7I |
| \$FFDE | Timer overflow | TSCR2.TOI |
| \$FFD6 | SCI0 TDRE, RDRF | SCI0CR2.TIE,RIE |
| \$FFD4 | SCI1 TDRE, RDRF | SCI1CR2.TIE,RIE |
| \$FFCE | Key Wakeup J | PIEJ.[7,6,1,0] |
| \$FFCC | Key Wakeup H | PIEH.[7:0] |
| \$FF8E | Key Wakeup P | PIEP.[7:0] |

\$0044-5 $\$ 0046$ \$004C
\$004D
\$004E
\$004F
\$0050-1
\$0052-3
\$0054-5
\$0056-7
\$0058-9
\$005A-B
\$005C-D
\$005E-F
\$0082
\$0083
\$0084
\$0085
$\$ 0086$
\$008B
\$008D
\$008F
\$0090-1
\$0092-3
\$0094-5
\$0096-7
\$0098-9
\$009A-B
\$009C-D
\$009E-F
\$00C9
\$00CA
\$00CB
\$00CC
\$00CD
\$00CF
\$00D0-1
\$00D2
\$00D3
\$00D4
\$00D5
\$00D7
$\$ 0240$
\$0242
\$0248
\$024A
$\$ 0250$
\$0252
\$0258
\$025A
\$0260
\$0262
\$0268
\$026A

| Bit 15 | 14 | 13 | 12 | 11 | 10 |  | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TEN | TSWAI | TSFRZ | TFFCA | 0 | 0 | 0 | 0 |
| C7I | C6I | C5I | C4I | C3I | C2I | C1I | C0I |
| TOI | 0 | PUPT | RDPT | TCRE | PR2 | PR1 | PR0 |
| C7F | C6F | C5F | C4F | C3F | C2F | C1F | C0F |
| TOF | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit 15 | 14 | 13 | 12 | 11 | 10 |  | Bit 0 |
| Bit 15 | 14 | 13 | 12 | 11 | 10 |  | Bit 0 |
| Bit 15 | 14 | 13 | 12 | 11 | 10 |  | Bit 0 |
| Bit 15 | 14 | 13 | 12 | 11 | 10 |  | Bit 0 |
| Bit 15 | 14 | 13 | 12 | 11 | 10 |  | Bit 0 |
| Bit 15 | 14 | 13 | 12 | 11 | 10 |  | Bit 0 |
| Bit 15 | 14 | 13 | 12 | 11 | 10 |  | Bit 0 |
| Bit 15 | 14 | 13 | 12 | 11 | 10 |  | Bit 0 |
| ADPU | AFFC | ASWAI | ETRIGLE | ETRIGP | ETRIG | ASCIE | ASCIF |
| 0 | S8C | S4C | S2C | S1C | FIFO | FRZ1 | FRZ0 |
| SRES8 | SMP1 | SMP0 | PRS4 | PRS3 | PRS2 | PRS1 | PRS0 |
| DJM | DSGN | SCAN | MULT | 0 | CC | CB | CA |
| SCF | 0 | ETORF | FIFOR | 0 | CC2 | CC1 | CC0 |
| CCF7 | CCF6 | CCF5 | CCF4 | CCF3 | CCF2 | CCF1 | CCF0 |
| Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| PAD07 | PAD06 | PAD05 | PAD04 | PAD03 | PAD02 | PAD01 | PAD00 |
| Bit 15 | 14 | 13 | 12 | 11 | 10 |  | Bit 0 |
| Bit 15 | 14 | 13 | 12 | 11 | 10 |  | Bit 0 |
| Bit 15 | 14 | 13 | 12 | 11 | 10 |  | Bit 0 |
| Bit 15 | 14 | 13 | 12 | 11 | 10 |  | Bit 0 |
| Bit 15 | 14 | 13 | 12 | 11 | 10 |  | Bit 0 |
| Bit 15 | 14 | 13 | 12 | 11 | 10 |  | Bit 0 |
| Bit 15 | 14 | 13 | 12 | 11 | 10 |  | Bit 0 |
| Bit 15 | 14 | 13 | 12 | 11 | 10 |  | Bit 0 |
| 0 | 0 | 0 | SBR12 | SBR11 | SBR10 |  | SBR0 |
| LOOPS | SCISWAI | RSRC | M | WAKE | ILT | PE | PT |
| TIE | TCIE | RIE | ILIE | TE | RE | RWU | SBK |
| TDRE | TC | RDRF | IDLE | OR | NF | FE | PF |
| 0 | 0 | 0 | 0 | 0 | BRK13 | TXDIR | RAF |
| R7/T7 | R6/T6 | R5/T5 | R4/T4 | R3/T3 | R2/T2 | R1/T1 | R0/T0 |
| 0 | 0 | 0 | SBR12 | SBR11 | SBR10 |  | SBR0 |
| LOOPS | SCISWAI | RSRC | M | WAKE | ILT | PE | PT |
| TIE | TCIE | RIE | ILIE | TE | RE | RWU | SBK |
| TDRE | TC | RDRF | IDLE | OR | NF | FE | PF |
| 0 | 0 | 0 | 0 | 0 | BRK13 | TXDIR | RAF |
| R7/T7 | R6/T6 | R5/T5 | R4/T4 | R3/T3 | R2/T2 | R1/T1 | R0/T0 |
| PT7 | PT6 | PT5 | PT4 | PT3 | PT2 | PT1 | PT0 |
| DDRT7 | DDRT6 | DDRT5 | DDRT4 | DDRT3 | DDRT2 | DDRT1 | DDRT0 |
| PS7 | PS6 | PS5 | PS4 | PS3 | PS2 | PS1 | PS0 |
| DDRS7 | DDRS6 | DDRS5 | DDRS4 | DDRS3 | DDRS2 | DDRS1 | DDRS0 |
| PM7 | PM6 | PM5 | PM4 | PM3 | PM2 | PM1 | PM0 |
| DDRM7 | DDRM6 | DDRM5 | DDRM4 | DDRM3 | DDRM2 | DDRM1 | DDRM0 |
| PP7 | PP6 | PP5 | PP4 | PP3 | PP2 | PP1 | PP0 |
| DDRP7 | DDRP6 | DDRP5 | DDRP4 | DDRP3 | DDRP2 | DDRP1 | DDRP0 |
| PH7 | PH6 | PH5 | PH4 | PH3 | PH2 | PH1 | PH0 |
| DDRH7 | DDRH6 | DDRH5 | DDRH4 | DDRH3 | DDRH2 | DDRH1 | DDRH0 |
| PJ7 | PJ6 | 0 | 0 | 0 | 0 | PJ1 | PJ0 |
| DDRJ7 | DDRJ6 | 0 | 0 | 0 | 0 | DDRJ1 | DDRJ0 |

TCNT TSCR1
TIE TSCR2

## TFLG2

TC0
TC1
TC1
TC2
TC3
TC4
TC5
TC6
TC7 ATD0CTL2 ATD0CTL3 ATD0CTL4 ATD0CTL5 ATD0STAT0 ATD0STAT1
ATD0DIEN PORTAD0 ATD0DR0 ATD0DR1 ATD0DR2
ATD0DR3 ATD0DR4
ATD0DR5 ATD0DR6 ATD0DR7 SCI0BD
SCIOCR1 SCI0CR2 SCI0SR1
SCI0SR2 SCI0DRL SCI1BD
SCI1CR1 SCI1CR2
SCI1SR1 SCI1SR2 SCI1DRL
PTT DDRT PTS DDRS PTM
DDRM PTP DDRP PTH
DDRH PTJ

TSCR1 is the first 8-bit timer control register
bit 7 TEN, 1 allows the timer to function normally, 0 means disable timer including TCNT
TSCR2 is the second 8-bit timer control register
bits $2,1,0$ are PR2, PR1, PR0, which select the rate, let $\mathbf{n}$ be the 3-bit number formed by PR2, PR1, PR0 without PLL TCNT is $8 \mathrm{MHz} / 2^{\mathbf{n}}$, with PLL TCNT is $24 \mathrm{MHz} / 2^{\mathbf{n}}, \mathbf{n}$ ranges from 0 to 7
TIOS is the 8 -bit output compare select register, one bit for each channel ( $1=$ output compare, $0=$ input capture )
TIE is the 8 -bit output compare arm register, one bit for each channel ( $1=$ armed, $0=$ disarmed $)$

