| Ionath | an W. Valvano | First: | Last: | | |
|--------------------------------|---|--|---|---|-------------|
| Noven screen | ah w. varvano nber 21, 2014, 10:00-10:50an s larger than a TI-89 calcula allocate your time accordingl | n. Open book, open ator, devices with v | n notes, calculator (no l | n). You have 50 n | |
| best di A) caj B) bu C) lov D) | restion 1. What is the differentiates the two regulator A linear regular needs capabacitors. The linear regulator only creates an output A linear regulator can be used we noise analog reference voltated A linear regulator does not eather inductor in the circuit; the | types. Put your answarctors on both inputereates an output vout voltage that is greated to create a power age for analog circums whibit back EMF, but the total content of the type of | wer in the box. It and output, but the ltage that is less than eater than or equal to the voltage, whereas a busits. Out a buck-boost require | the input voltage, e input voltage. ek-boost is used to | and the |
| E) | The linear regulator is only u | | | | used for |
| F) | rrents above 1 A. Assume the current is 1 A, gulator will get hot and a buck | c-boost will not get l | not. | | |
| | A linear regulator is better ows the battery to discharge for | · · | | - | _ |
| | | | | F | |
| Specifical A) | Question 2. For each applicating " BW " for busy-wait, and specified With a UART transmission specond. The baud rate is 115 rity, and one stop bit. | pecify "Int" for intersuch that packets of | rrupts. Place your answ 16 or fewer frames are | ers in the boxes. to be sent every | zation. For |
| inp | With an SSI interface of a deput, and there is no delay be me size is 8 bits. | | | | BW |
| | With software-start ADC sa e sampling rate is aperiodic (1 | | DC mode, and no hard | lware averaging. | BW |


E) An SSI interface between two microcontrollers that wishes to transfer 1000 bytes of data from one microcontroller to the other as quickly as possible in a dedicated fashion.

D) In a PLL initialization where if the PLL does not start, you do not wish to continue

BW


execution.

(15) Question 3. The goal is to transmit synchronous serial data as fast as possible using SSI. The external device sends data from the outside world into the microcontroller. The microcontroller is the master, and the external device is a slave. The following figure shows the timing of the external device.



Part a) Assume SPH=1; what should SPO be? SPO=1, so output on fall, input on rise

Part b) The time t_1 is [50, 100ns]. What is the shortest SSI clock period that this device can be interfaced? You may assume S4 and S5 are zero, and the clock will be 50% duty cycle. Show your work.




| Parameter No. | Parameter | Parameter Name | Min | Nom | Max | Unit |
|------------------|-----------------------|---|-------|-----|------|------|
| S1 | T _{CLK_PER} | ssiclk cycle time, as master ^a | 40 | - | - | ns |
| | | ssiclk cycle time, as slave ^b | 150 | - | - | ns |
| S2 | T _{CLK_HIGH} | ssiclk high time, as master | 20 | - | - | ns |
| 32 | | ssiclk high time, as slave | 75 | - | - | ns |
| S3 | T _{CLK_LOW} | ssiclk low time, as master | 20 | - | - | ns |
| 33 | | ssiclk low time, as slave | 75 | - | - | ns |
| S4 | T _{CLKR} | ssiclk rise time ^c | 1.25 | - | - | ns |
| S5 | T _{CLKF} | ssiclk fall time ^c | 1.25 | - | - | ns |
| S6 | T _{TXDMOV} | Master Mode: Master Tx Data Output (to slave) Valid Time from edge of SSICIk | - | - | 15.7 | ns |
| S7 | Ттхрмон | Master Mode: Master Tx Data Output (to slave) Hold Time from next SSICIk | 0.31 | - | - | ns |
| S8 | T _{RXDMS} | Master Mode: Master Rx Data In (from slave) setup time | 17.15 | - | - | ns |
| S9 | T _{RXDMH} | Master Mode: Master Rx Data In (from slave) hold time | 0 | - | - | ns |

(10) Question 4. Assume Ports A, B, C and D are already initialized to interrupt on rising edges of PA7 PB7, PC7 and PD7. Also assume interrupts are armed and enabled. Write C code to set the priority so that PA7 is the highest, PB7 is the next highest, and PC7/PD7 are equal priority. Assume there are priority 3 interrupts that are less important than any of these edge-triggered interrupts,

```
NVIC_PRIO_R = 0x40402000; // A=0, B=1, C=D=2
```

(10) Question 5. Design a two-pole Butterworth low pass filter with a cutoff frequency of 51 Hz. Show your work. Specify RA, C1A, and C2A.



All you need to do is divide both capacitors by $(2\pi51)$. C1A=0.44 μ F, C2A=0.22 μ F.

```
first design step is to select the cutoff
```

C2B (µF)

 $\begin{array}{cccc} fc \ (Hz) & 51 & fill \ this \ in \\ RA \ (kohm) & 10 & same \ as \ initial \ R \\ \hline C1A \ (\mu F) & 0.44126 & is \ 141.4/(2 \bullet \pi \bullet fc) \\ \end{array}$

C2A (μ F) 0.22063 is 70.7/(2• π •fc) or 0.5•C1A

second design step is to choose convenient Capacitor values

fc (Hz) 51 same as previous fc

RB (kohm) 10.029 new value to match exact fc

 $C1B (\mu F)$ 0.44 fill this in

0.22 is 0.5•C1B

third design step is to choose a convenient resistor value

fc (Hz) 51.1466 new cutoff based on these convenient values RC (kohm) 10.000 fill this value in

 $\begin{array}{ccc} C1C~(\mu F) & 0.44 & same~as~C1B \\ C2C~(\mu F) & 0.22 & same~as~C2B \end{array}$

(10) Question 6. You will use decimal fixed-point to implement area equals width times length. Assume width and length are fixed-point numbers with 0.01 cm resolution; **W** and **L** are the integer parts respectively. Assume area is a fixed-point number with 0.01 cm² resolution; **A** is the integer part of area. Write C code that calculates **A** as a function of **W** and **L**.

```
// Area = Width*Length; objective
// Area = A/100; Width=W/100; Length=L/100; definitions of fixed-point
// A/100 = W/100 * L/100 algebraic substitution
A = (W*L)/100;
```

(15) Question 7. Design an analog circuit with the following transfer function $V_{out} = 2V_{in}+2$. The input is a single voltage (not differential). You may assume the input is bounded such that the output ranges from 0 to 3V ($-1 \le V_{in} \le 0.5$). R1 and R2 are already chosen such that the analog reference is 2.00V. You will use one rail to rail op amp (not an instrumentation amp). Show your work and label all chip numbers and resistor values, including R1 and R2. You do not have to show pin numbers.

```
V_{out} = 2V_{in} + 2
Create a 2.00 V reference with LM4041
        Vz=1.233 (1+R2/R1), (1.233 is the fixed voltage of the zener)
        2 = 1.233(1+R2/R1), R2/R1 = 0.622, R2 = 31.6k\Omega, and R1 = 51.1k\Omega
        V_{out} = 2V_{in} + V_{ref}
Add ground gain of -2 to make all gains sum to 1
        V_{out} = 2V_{in} + V_{ref} - 2V_g
Choose R_f to be common multiple of 1, 2
                                                           R_f = 20k\Omega
                                                           R_{in}=10k\Omega, R_{ref}=20k\Omega, R_{o}=10k\Omega
Choose other resistors to create needed gains.
                                                           20k\Omega
                                                  V_{ref}
                                  LM4041
                                                             10k\Omega
                                                                                  op amp
LM4041
Adjustable
                                                             10kO
                                                                                 20k\Omega
```

(25) Question 8. The following code uses Timer0A to increment count on the rising edge of PB6. Edit the

code so it uses Timer1A to increment count on the rising edge of PB4. You can skip the priority register. volatile uint32 t Count; // incremented on interrupt void TimerCapture Init(void){ SYSCTL RCGCTIMER R |= 0x01; // activate timer0 SYSCTL RCGCGPIO R |= 0x00000002; // activate port B Count = 0;// allow time to finish activating 0x01GPIO_PORTB_DEN_R $\mid = 0 \times 40$; 0×01 enable digital I/O on PB6 0xFFF0FFFF 0x00070000 GPIO PORTB AFSEL R = 0x40; en _PORTB_PCTL_R = (GPIO_PORTB_PCTL_R&0xF0FFFFFF)+0x07000000; TIMER1 $\frac{\text{TIMERO}}{\text{CTL}} = \text{CTL} = -0 \times 000000001;$ // disable timerOA during setup TIMERO CFG R = 0x00000004;// configure for 16-bit timer mode $\frac{\text{TIMERO}}{\text{TAMR}} = 0 \times 000000007;$ // configure for input capture mode $\frac{\text{TIMERO}}{\text{CTL}} = \text{CTL} = \text{CTL} = \text{CTL}$ // TAEVENT is rising edge TIMERO TAILR R = 0x0000FFFF; // start value $\frac{\text{TIMER0}}{\text{IMR}} = 0 \times 000000004;$ // enable capture match interrupt // clear timerOA capture flag $\frac{\text{TIMER0}}{\text{ICR}} = 0 \times 00000004;$ $\frac{\text{CTL}_R}{\text{CTL}_R} = 0 \times 00000001; \quad 0 \times \text{FFFF00FF}$ 0x00004000 PRI5 NVIC PRI4 R = (NVIC PRI4 R&0x00FFFFFF) | 0x40000000; //Timer0A=priority 2 $NVIC EN0_R = 0x00080000;$ // enable interrupt 19 in NVIC TIMER1 0x00200000 EnableInterrupts(); void TimerOA Handler(void){ TIMERO ICR $R = 0 \times 000000004$; // acknowledge timer0A capture match Count = Count + 1;}

Jonathan Valvano November 21, 2014 EE445L