## Jonathan Valvano

November 21, 2019, 3:30 to 4:45 pm. Open book, open notes, calculator (no laptops, phones, devices with screens larger than a TI-89 calculator, devices with wireless communication). You have 60 minutes for the first 85 points, so please allocate your time accordingly. Place your EID at the top of each page. Please read the entire quiz before starting. We will use Gradescope, so you must put your answers in the boxes provided.
(10) Question 1. Consider a buck-boost regulator with $100 \%$ efficiency. Let the input voltage be $V_{\text {in }}$, and let the output voltage be $V_{\text {out }}$. Also, let the input current be $I_{\text {in }}$, and let the output current be $I_{\text {out }}$.
(5) Part a) List all the relationships that are possible for the buck-boost regulator?
A) $V_{\text {out }}=V_{\text {in }}$
B) $V_{\text {out }}>V_{\text {in }}$ for some values
C) $V_{\text {out }}<V_{\text {in }}$ for some values
A B and C
(5) Part b) Consider the following possible relationships between input and output. Let R be the equivalent resistance of the system load. Which one equation best describes the approximate power transfer relationship of the regulator.
D) $V_{\text {out }}=V_{\text {in }}$
E) $I_{\text {out }}=I_{\text {in }}$
F) $V_{\text {out }} * I_{\text {out }}=V_{\text {in }} * I_{\text {in }}$
G) $V_{\text {out }} / I_{\text {out }}=V_{\text {in }} / I_{\text {in }}$
H) $V_{\text {out }} * I_{\text {in }}=V_{\text {in }} * I_{\text {out }}$
I) $V_{\text {out }} * I_{\text {out }}=V_{\text {in }}{ }^{2} / R$

$$
\text { F) } V_{\text {out }} * I_{\text {out }}=V_{\text {in }} * I_{\text {in }}
$$

(10) Question 2. Consider this interface between the microcontrolles pin PB0 and a 50 -ohm speaker. You may assume

$$
\begin{aligned}
& V_{B E(\text { sat })}=0.8 \mathrm{~V}, \\
& I_{C(\text { max })}=500 \mathrm{~mA}, \\
& V_{C E(s a t)}=1.0 \mathrm{~V}, \\
& h_{F E(\text { max })}=100
\end{aligned}
$$



Assume the PB0 is an output. In this question, the pin is high with a voltage of 3.2 V . In which mode is the BJT? Choose one of these four possibilities:
A) Cutoff (off),
B) Forward active (linear),
C) Saturated (fully on), or
D) Reversed active
C) Saturated (fully on)

In saturation $V_{B E}$ is 0.8 V
$I_{B}=(3.2-0.8 \mathrm{~V}) / 1 \mathrm{k}=2.4 \mathrm{~V} / 1 \mathrm{k}=2.4 \mathrm{~mA}$
What is the current across the 1 k resistor?
What is the current across the 50 -ohm speaker?

$$
I_{C}=(5-1.0 \mathrm{~V}) / 50 \mathrm{ohms}=4 \mathrm{~V} / 50 \mathrm{ohms}=80 \mathrm{~mA}
$$

Note that $I_{C}$ is smaller than $I_{B}{ }^{*} h_{F E}$ (it is in saturation)
(10) Question 3. An output device is interfaced to the microcontroller using SPI. The TM4C123 uses Freescale mode with the TM4C123 as master. The following waveforms were captured with the logic analyzer. Your task is to reverse engineer the SPI mode.


SSIOFss
(3) Part a) What value did the software write to DSS during initialization?

(2) Part b) What value did the software write to SPO during initialization? Idle clock is high
(2) Part c) What value did the software write to SPH during initialization? Master Output changes on rise of clock, slave clocks on fall
(3) Part d) What data value is being transmitted (in hexadecimal)?

Look at data bits on falling edge
$\mathrm{SPO}=1$

## SPH=0

## 0x6E

(10) Question 4. We will store the value -8 cm with the integer -800 and store the value +8 cm with the value +800 . Assuming the integer is stored as a 16 -bit signed number, what are the minimum, maximum, precision and resolution of this fixed point number system? Give units for each.

(10) Question 5. Assume the goal is to sample the ADC at 1000 Hz (every 1ms).
(5) Part a) Define sampling jitter in a real time data acquisition system.

Let $\Delta \mathrm{t}$ be the time between starting1 the ADC (which should be 1 ms )
Jitter is the bound, $\delta$ such that $1 \mathrm{~ms}-\delta \leq \Delta \mathrm{t} \leq 1 \mathrm{~ms}+\delta$
(5) Part b) Explain why the priority of the ADC interrupt service routine does not affect sampling jitter when using timer-triggered ADC sampling.
Since the ADC is started by the timer every 1 ms , there is no jitter. As long as the ADC ISR runs before the next sample is started, there is no jitter. The data is latched into the ADC FIFO representing the conversion at the exact time desired. The timer does not interrupt, it just triggers the ADC and the ADC interrupt occurs when the sample is complete.
(15) Question 6. The system must sample a signal in the presence of noise. We are interested in accuracy so the system must be able to be calibrated. This figure shows a spectrum (dB full scale, $\mathrm{dB}_{\mathrm{FS}}$ versus frequency) of the signal plus noise. The frequencies of interest in the signal vary from 0 to 50 kHz . The ADC full scale is 3.3 V . The noise also exists from 0 to 100 kHz similar to the 100 to 400 kHz noise shown. The peak signal at 20 kHz is $0 \mathrm{~dB}_{\mathrm{FS}}$ and the noise is below $-48 \mathrm{~dB}_{\mathrm{FS}}$.
(5) Part a) Choose the sampling rate. In order to save money, we wish to choose the slowest possible sampling rate. We wish to maximize system accuracy, but minimize cost. Justify your
 answer.

Nyquist $1 / 2 f_{s}>50 \mathrm{kHz}$, so $f_{s}=100.1 \mathrm{kHz}$
(5) Part b) In order to save money, we wish to choose an ADC precision with the fewest number of bits. We wish to maximize system accuracy, but minimize cost. Justify your answer.

$$
\mathrm{SNR}=0--48 \mathrm{~dB}=48 \mathrm{~dB}
$$

Compare noise to ADC resolution $48 \mathrm{~dB}=20 \log _{10} 2^{\mathrm{n}}$, where n is the number of ADC bits $\mathrm{n}=8$ bits
(5) Part c) Which type of ADC would you choose? Flash, resistor string, binary weighted, successive approximation, sigma delta, or R-2R? Why?
successive approximation because slow sampling rate, few number of bits, and accurate results needed; sigma delta converters are high precision but not accurate (sigma delta is 12 to 32 bits) ; flash converter is much too fast and expensive for 100 kHz ; resistor string, binary weight and R-2R are DACs not ADCs
(15) Question 7. Design an analog circuit with the following transfer function: $V_{\text {out }}=10 * V_{1}-2 * V_{2}$. You may assume inputs $V_{1}$ and $V_{2}$ are such that output range will be 0 to 3.3 V . You may use any chips shown in the book or presented in class. Show your work and label all chip numbers and resistor values. You do not have to show pin numbers. You do not need to add a low pass filter. Use E24 values

| 10 | 11 | 12 | 13 | 15 | 16 | 18 | 20 | 22 | 24 | 27 | 30 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 33 | 36 | 39 | 43 | 47 | 51 | 56 | 62 | 68 | 75 | 82 | 91 |

Table 9.2. E24 Standard resistor and capacitor values for 5\% tolerance.
No reference needed, You cannot use INA122; the INA122 is way too expensive to use in a simple problem like this, you only need one rail to rail op amp
$V_{\text {out }}=10^{*} V_{1}-2 * V_{2}$
Add ground gain to get sum of gains to equal +1
$V_{\text {out }}=10 * V_{1}-2 * V_{2}-7 * V_{g}$
Build with standard resistors

(5) Question 8. Consider this shunt diode, which is similar to but not identical to the
LM4041C. Assume
$V_{s}=5 \mathrm{~V}$
$V_{\text {ref }}=1.2 \mathrm{~V}$
$R_{s}=1 \mathrm{k}$
$R 1=10 \mathrm{k}$
$R 2=20 \mathrm{k}$
What is $V_{z}$ ?

$$
\begin{aligned}
& V_{r e f}=V_{z} * R 1 /(R 1+R 2) \\
& (R 1+R 2) * V_{r e f}=V_{z} * R 1 \\
& (1+R 2 / R 1) * V_{r e f}=V_{z} \\
& (1+20 / 10) * 1.2=V_{z} \\
& 3 * 1.2=V_{z} \\
& 3.6 \mathrm{~V}=V_{z}
\end{aligned}
$$


(15) Question 9. There is a digital input connected to PB6, and a digital output connected to PB7. There are two global variables: $\mathrm{t0}$ and t 1 , which represent times in usec. You may assume both times are greater than 100 and less than 10000 usec. The initial values are shown below, but you should expect some other software to modify t 0 and t 1 . You must solve this problem by writing two interrupt service routines and have NO backward jumps. You may assume the PLL is active such that the bus clock period is 12.5 ns . You may use the global Count however you wish, but you cannot write to $t 0$ and $t 1$.

uint32_t t0 $=200$; // desired time from fall of PB6 and fall of PB7 (us)
uint32_t t1=400; // desired pulse width of PB7 (us)
uint32_t Count; // you may use this however you wish
This initialization is called once. PB6 input capture interrupts on falling edge (IRQ 19). PB7 is a simple GPIO output. Timer 2 is initialized in one-shot interrupt mode, but initially disabled (IRQ 23). You do not need to show the main program. Software must write to GPIO_PORTB_DATA_R to change PB7.
void System_Init(void) \{
SYSCTL_RC̄̄CGPIO_R |= 0x02; // activate clock for Port B
SYSCTL_RCGCTIMER_R I= 0x05; // activate timer0 and timer2
Count $=0$;
GPIO_PORTB_DIR_R |= 0x80; // enable digital out on PB7
GPIO_PORTB_DEN_R |= 0xC0; // enable digital on PB7 and PB6
GPIO_PORTB_AFSEL_R |= $0 \times 40$; // enable alt funct on PB6
GPIO_PORTB_PCTL_ $\bar{R}=$ (GPIO_PORTB_PCTL_R\&0xF0FFFFFF) $+0 \times 07000000$;
TIMERO_CTL_R $\&=\sim 0 \times 00000001 ; / /$ disable timer0A during setup
TIMERO_CFG_R = 0x00000004; // configure for 16-bit timer mode
TIMERO_TAMR_R = 0x00000007; // configure for input capture mode
TIMERO_CTL_R |= 0x0004; // TAEVENT is falling edge
TIMERO_TAILR_R $=0 \times 0000 \mathrm{FFFF} ; ~ / /$ start value
TIMERO_IMR_R |= 0x00000004; // enable capture match interrupt
TIMERO_ICR_R = 0x00000004; // clear timer0A capture flag
TIMERO_CTL_R |= 0x00000001; // enable timer0A
NVIC_PRI4_ $\bar{R}=\left(N V I C \_P R I 4 \_R \& 0 x 00 F F F F F F\right) \mid 0 x 00000000 ; ~ / / ~ T i m e r 0 A=p r i ~ 0 ~$
NVIC_ENO_ $\bar{R}=0 \times 000 \overline{8} 0000 ; \quad / /$ enable interrupt 19 in NVIC
TIMER2_CTL_R = 0x00000000; // disable timer2A during setup
TIMER2_CFG_R $=0 \times 00000000$; // configure for 32 -bit mode
TIMER2_TAMR_R = 0x00000001; // configure for one-shot mode
TIMER2_TAILR_R = 79999; // reload value, 1 ms
TIMER2_TAPR_ $\bar{R}=0 ; \quad / / 12.5 \mathrm{~ns}$ bus clock resolution
TIMER2_ICR_ $=0 \times 00000001$; // clear timer2A timeout flag
TIMER2_IMR_R = 0x00000001; // arm timeout interrupt
NVIC_PRI5_ $\bar{R}=$ (NVIC_PRI5_R\&0x00FFFFFF) |0x00000000; // Timer2A=pri 0
NVIC_DISO_R = $1 \ll 23$; $\quad / /$ disable IRQ 23 in NVIC
TIMER2_CTL_R = 0x00000001; // enable timer2A
EnableInterrupts();
\}

No backward jumps or time delays are allowed in the ISRs. These are the only priority 0 ISRs.
Show the Timer 0 input capture interrupt service routine.
void Timer0A_Handler(void) \{ // called on fall of PB6

```
    TIMER2_TAILR_R = 80*t0-25; // first wait time (25 cycle offset)
    Count = 0; // first wait
    TIMER2_ICR_R = 0x00000001; // clear timer2A timeout flag
    NVIC_ENO_R = 1<<23; // enable IRQ 23 in NVIC
    TIMERO_ICR_R = 0x00000004; // ack timer0A capture flag
}
// 25 cycles to finish this ISR and start the next ISR
```

Show the Timer2 interrupt service routine.

```
void Timer2A_Handler(void) { // called when timer 2A counts to 0
```

```
    if(Count == 0) {
    GPIO_PORTB_DATA_R &= ~0x80; // PB7 low
    Count = 1;
    TIMER2_TAILR_R = 80*t1-25; // second wait time (offset)
    }else{
    GPIO_PORTB_DATA_R |= 0x80; // make PB7 high
    NVIC_DISO_\overline{R}=1<<23; // disable IRQ 23 in NVIC
    }
    TIMER2_ICR_R = 0x00000001; // ack timer2A timeout flag
// 25 cycles to finish this ISR and start this ISR again
```

\}

