

| Current problems <br> Formerly-Internet routers were general purpose computers connected via bus to $T \times / R \times$ hardware <br> - link bandwidth bottleneck $\Rightarrow$ conventional processor could implement entire router: check-summing, packet encapsulation, routing, billing, firewalling, security <br> Today—high-speed optical fiber technology, added functionality $\Rightarrow$ routers are bottleneck | Solution <br> Many operations not performance-critical $\Rightarrow$ can still performed with general purpose computers <br> - Implement high performance router as combination of workstation-class CPU and collection of specialized ICs <br> - Processor for "control functions" -compute best routes, analyzing traffic statistics, etc. <br> - Chips for line speed operations-packet encapsulation/decapsulation, longest prefix matching, scheduling the switching fabric and output queues, etc. <br> Hardware: ASICs, network processors, FPGAs |
| :---: | :---: |
| VLS Communication Systems Switching 7 of 53 | VLS Communication Systems Switching of 3 |
| What do routers do? <br> A lot <br> - Compute routing tables <br> - Forward packets <br> - Switching <br> - Manage different classes of service <br> - Congestion control <br> - Security (encryption, DOS prevention, AV) <br> - Fragmentation/reassembly <br> - SNTP, ICMP <br> - NAT, Load balancing, Firewalling | - Accounting, Peering <br> - Multicast <br> - Multiprotocol operation |
| VLSI Communication Systems Switching 5 of 53 |  |

## Router Architecture: low-end

## Case study: Alpha workstation

Use general-purpose workstation

- I/O bus advertises 100MBps (32 bit bus at 25 Mhz )
- equip with a number of network interfaces
- 8 clock cycles of overhead in bus capture $\Rightarrow 48$ byte ATM cell transfer takes 20 cycles
Possible bottlenecks: CPU, memory, I/O bus
- memory-CPU is $114 \mathrm{MBps} \Rightarrow$ if we have $n$ reads/writes,
- assuming DMA: each packet crosses I/O bus twice, throughput goes to $114 \mathrm{MBps} / n$ written to and read from main memory once
$\Rightarrow$ upper bound on throughput is min(half main memory
- $n=5$ is not uncommon (copy from one buffer to another) $\Rightarrow 22 \mathrm{MBps}$ ( 176 Mbps ) BW, half I/O bus BW)
- P\&D: usually I/O bus BW is bottleneck

Integrate buffers used by device drivers, OS, application to minimize copies, exploit cache

## Design considerations

- Design cost
- time to design, number of designers
- Manufacturing cost
- technology, amount of memory, ASIC/FPGA/ $\mu \mathrm{P}$, pin count

Deployment cost

- Networking review
- Digital hardware issues
- $\Rightarrow$ Router architecture
- Switch fabrics
- Packet classification
- administrator time, flexibility, ease of upgrades, downtime




## Reducing port cost

Port cost is a function of

- amount/type of memory: SRAM/DRAM, amount?
- processing power: ASIC, $\mu \mathrm{P}$ ?
- communication between routing processor and port: use switching fabric?

Does $\phi$ hardware cost dominate?

## Miscellaneous

Network level management: compute routes, determine policies, etc.

Operating system: abstract hardware, build services on top of an API

## Output queuing vs. input queuing

Output queuing - very natural, easy implement QOS,

## Link scheduling

- Output queued router: input and output line rates same $\Rightarrow$ buffering needed
- how to serve packets in buffer?
- big disadvantage - all input ports may have packets headed to same output

Obvious - first-come first-served (FCFS)

- no preferential service, protection

Input queuing - advance only one cell under contention

## Fair Queuing

- each source sharing output link given a weight
- focus on sources that are backlogged: source $k$ gets $R \cdot w_{k} / \sum w_{i}$
- discrete packets makes life more complicated
- need added state, hardware to implemented FQ
- scheduler becomes bottleneck

VLSI Communication Systems




| - internal links need not be much faster than line speed <br> Requires a resequencing buffer, since cells can arrive along different paths <br> - 1000 ports - resequencing buffer of size 50-100 cells statistically acceptable | Static routing <br> Statically routed switch - all cells in a VC follow same path <br> - IPP inserts path specification into the cell headers <br> - can perform static routing with many interconnection topologies, including Benes network <br> 3-stage Clos network similar to Benes network, except that switch elements in stage 1 are $d \times r$, stage 2 are $d \times d$, and stage 3 are $r \times d$ <br> - when new VC added, control processor must find some path with enough unused bandwidth on each link - checks $r$ pairs of links |
| :---: | :---: |
| Banyan network <br> Dynamically routed multistage fabric built from $2 \times 2$ switches <br> - Banyan on $2^{n}$ outputs: $n$ stages each with $2^{n-1}$ elements <br> - element in $i$-th stage examines $i$-th bit of output-id <br> Collision: two packets want to go to same output port, <br> - introduce packet buffers <br> - uniform random traffic single packet buffer $\Rightarrow$ throughput is $45 \%$ | Benes networks <br> $B_{n, d}-n$ is number of input/output ports, $d$ is number of inputs and outputs of constituent switch elements <br> - recursive construction $n=d$, single $d \times d$ switch element <br> - $n=d^{2}$ consists of 3 stages with $d$ elements in each stage <br> - first stage distributes incoming cells across all switches in middle to balance load <br> - second and third stages route cells to outputs * output port id: pair of base $d$ digits <br> - $n=d^{k}$ : construct $d$ networks with $n=d^{k-1}$, precede and antecede by $d^{k-1}$ switch elements each linked to all central subnetworks <br> Because of load balancing, achieve excellent performance |



| Computational complexity <br> First implementation of firewalls: linear scan, with some tricks <br> - works fine for 3 Mb Ethernet, 10 rules in rule-set Innate complexity: performing classification is akin to searching geometrical structures <br> - recall from IP forwarding: prefix corresponds to interval of $\left[0,2^{32}-1\right]$ | Given set of $N$ disjoint ranges $\left\{\left[l_{1}, u_{1}\right], \ldots,\left[l_{N}, u_{N}\right]\right\}$ partitioning $\left[0,2^{32}-1\right]$ range lookup problem is to find range corresponding to point $P$ <br> - assumption: lots of lookups, can spend time preprocessing set <br> - various solutions: binary search on endpoints, prefix matching (convert range to set of prefixes) <br> - $[4,7]$ - 01**; Interval $[3,8]-0011,01 * *, 1000$; Interval $[1,14]-0001,001 *, 01 * *, 10 * *, 110 *, 1100$ <br> - worst case: range on $W$-dimensions becomes $2 W-2$ prefixes |
| :---: | :---: |
| Syntax and semantics of rules <br> Will study classification based on header fields <br> - IP src/dest addresses, protocol, TCP src/dest ports Syntactically, rule is (predicate, action) pair <br> - predicate is sequence of prefixes, one per header field - in some formulations, use intervals for succinctness <br> - action is an integer in some range $[0, A-1]$ <br> Semantically, packet satisfies predicate iff each header field from packet matches corresponding prefix <br> - rule-set - collection of rules <br> - each rule is given a priority, action taken is that of (any) highest priority rule satisfied by packet | Working example <br> Rules ordered from top to bottom |


| How to lookup $\left(v_{1}, v_{2}, \ldots, v_{d}\right)$ ? <br> - proceed recursively in each dimension <br> - at each F1-trie node, follow next-trie pointer recursively <br> - encounter a rule iff rule matches $\Rightarrow$ keep record of highest priority rule <br> Complexity: <br> - space $-\Theta(N \cdot d \cdot W)$ "rake" <br> - time $-\Theta\left(W^{d}\right)$ | Set-pruning tries <br> Improve search time by replication <br> - construction similar to that of hiearchical trie <br> - for each prefix $p$ in $F 1$, recursively construct ( $d-1$ )-dimensional trie $T_{p}$ on those rules which specify $p$ or a prefix of $p$ in first dimension <br> - conceptually "pushing" down prefixes |
| :---: | :---: |
| Hardware solution - TCAMs <br> Very much in spirit of IP forwarding. TCAM essential, cannot do with CAMs (great diversity in lengths) <br> Very much as in IP forwarding <br> - select highest priority matching rule with priority encoder <br> - need to pipeline for performance <br> - various architectures trading off area/time, lookup/update <br> - same problems (density/cost, power) | Hierachical tries <br> Natural extension of tries; construct recursively <br> - $d=1$, very similar to usual trie <br> - $d>1$, construct $F 1$ trie on prefixes from first dimension - use next-trie pointer to link $p$ to $T_{p}$ <br> Convince yourself that the hierarchical trie actually captures rule-set |



