



# CS Hardware Team Review

SUMMER 10  
Thursday

Computer from NAND gates

Build




→ make DIF

→ make latch




Clk




Clk


make M.S. (multiple stage operating)




Clk




## Full Adder





n full adders make the n bit adder



## MUXES




## counter




select = 0 : load  
select = 1 : increment

# 3 bit JK Ripple counter




## State M/c's

Mealy



Mööve



$$o/p = f(\text{STATE})$$

o/p in states

Moore is synchronous

Grey code : only 1 bit changes each step


Reflected grey code (Minor method)

	$D_0$	$D_1$	$D_2$	$Q_0$	$Q_1$	$Q_2$	$D_0^*$	$D_1^*$	$D_2^*$	$Q_0^*$	$Q_1^*$	$Q_2^*$
000	000			0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0	0 0 0
001	001			0 0 1	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1	0 0 1
010	011			0 1 0	0 1 0	0 1 0	0 1 0	0 1 0	0 1 0	0 1 0	0 1 0	0 1 0
011	010			1 0 0	1 0 0	1 0 0	1 0 0	1 0 0	1 0 0	1 0 0	1 0 0	1 0 0
100	110			1 0 1	1 0 1	1 0 1	1 0 1	1 0 1	1 0 1	1 0 1	1 0 1	1 0 1
101	111			1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0	1 1 0
110	101			1 1 1	1 1 1	1 1 1	1 1 1	1 1 1	1 1 1	1 1 1	1 1 1	1 1 1
111	100			1 0 0	1 0 0	1 0 0	1 0 0	1 0 0	1 0 0	1 0 0	1 0 0	1 0 0

$D_0$	$D_1$	$D_2$	$D_0^*$	$D_1^*$	$D_2^*$
0	0	0	0	0	0
1	0	0	1	1	1

$$Q_0 = \bar{D}_2 \bar{D}_1 + D_2 D_1$$

$$Q_1 =$$



J	K	Q	Q'	have	want	J	K
0	0	0	0	0	Q	0	X
0	0	1	1	DUALS	0	0	X
0	1	0	0	←→	0	1	X
0	1	1	0		1	0	1
1	0	0	1		1	0	X
1	0	1	1		0	1	1
1	1	0	1		1	1	0
1	1	1	0		0	1	1

back to Gray counter:

$Q_2 Q_1 Q_0 \quad Q_0' \quad JK$

0 0 0 0 1 X

0 0 1 1 X 0  $\Rightarrow$  make kmap

0 1 0 0 0 X

0 1 1 0 X 1

1 0 0 0 0 X

1 0 1 0 X 1

1 1 0 1 1 X

1 1 1 1 X 0


$Q_1 Q_0' \sigma = 1110$

Q=0	X	0	1	X
1	X	1	0	X
0	X	0	1	X
1	X	1	0	X

$$K_0 = \bar{Q}_2 Q_1 + Q_2 \bar{Q}_1$$

State Assignment : counters, trivial

But



assign states to  
make o/p logic sim  
make 0 - 0 initial  
state.

Also, adjacent states should differ by as  
little as possible

Given 541' 3 ft  $\times$  1000 ft

Mealey Mc

How many states?

$$1 + 2^5 \cdot 2^3$$

how many distinct spin patterns configurations

how many trees from each state


how many ~~ways~~<sup>sites</sup> to each state 0 to  $2^5, 2^3$

→ straight forward


Mealy - each edge has distinct op. pattern.

more  $2^3$  op configurations

remember to have a start state




Mealey



stat	Q <sub>A</sub>	Q <sub>B</sub>	D <sub>A</sub>	D <sub>B</sub>	F <sub>B</sub>	Out	Err
	0	0 0	1	1	1	1	1
	0	0 1	0	1	1	0	0
	0	1 0					
	0	1 1					
	1	0 0					
	1	0 1					
	1	1 0					
	1	1 1					


# Circuit identification

① XNOR




3bit XNOR

②




3bit latch

③




RS latch

④




Debounce switch

⑤



delay

⑥




in  $\Rightarrow$  out

1 in  $\Rightarrow$  out, then goes to + 3 gate delays later zero



x16



3gate delay

## Timing Analyses


Flip Flops max delay 60 ns

min delay 30 ns


setup time 10 ns

hold time 10 ns


→ from i/p CLK changing to o/p's changing



- time i/p's must be unchanged before CLK
- time unchanged after CLK




PLA




$$X = \bar{A}\bar{B} + BC$$

$$Y = AC + BC$$

# ROM all patterns decoded





# Hardware Prelim

6 Sept '90


## Caches

### Virtual Memory



I/O

instruction set design

Processor implementation



Cache, DRAM, & 100ns access time



V	S	tag	w <sub>0</sub>	w <sub>1</sub>	w <sub>2</sub>	w <sub>3</sub>	[R <sub>1</sub> , R <sub>2</sub> ]
---	---	-----	----------------	----------------	----------------	----------------	------------------------------------

1K  $\Rightarrow$  1K of data (not incl. the tag, 2 dirty bits)

v  $\rightarrow$  valid bit (e.g. switching processes, virtual memory)  
 S  $\rightarrow$  dirty bit (not valid)

wire through  $\rightarrow$  goes to memory (runmed with  
 (don't need the extra bit)  
 faster on a cache miss

wire back (= copy back)

cache doesn't write to memory  
 stored on misses!

adv.: don't need to write each time

How do you decide which to throw away?

(1) Random (Counter)

(2). R  $\leftarrow$  replace def on R

Random  $\rightarrow$  for few caches almost as good (if you  
 (R)  $\rightarrow$  don't want to do each access

no D bit is wire through cache

D bit direct mapped  $\rightarrow$  copy back  $\Rightarrow$  yes  
 $\hookrightarrow$  free other word no

wire through  $\rightarrow$  maybe yes/no

direct mapped  $\Rightarrow$  no

p. 2.5

valid bit always always

dirty bit never sometimes

replacement bit sometimes never

# Virtual Memory: (= addr translation)

32 Address




- (1) stores the translation
- (2) need memory to do address translation

- (1) more memory
- (2) multiple processes can start at zero
- (3) memory protection


Virtual Addr. translation can occur in one of two places

call physically  $\xrightarrow{\text{on physical}} \text{virtual address}$   $\xleftarrow{\text{problem: don't want to have shared virtual addresses}}$



Prob. don't need to do the Addr. translation for cache

Want to virtual mem info: addr. translation!




BSD 4.3  
4K byte page size

prob: go to memory everytime to get access

: TLB table <sup>lookaside</sup> to keep buffer

page table  
(could get large)

Cache for  
TLB table



- read only cache  
changes only when page table

page fault:

many processes  
each needs own  
page table

now no program ever needs entire page table

VAX: page the page table itself


lets it in virtual memory

Now you need two memory accesses

page table hangs out in system space

→ protection

Tree of pages



instead  
of this

Segment & variable length pages

Segment & variable length pages

I/O: now memory mapped

e.g. any address in  $\{ffff8000 : ffff8010\}$  will go to Disk Drive

↑ Could be virtual addresses

How do you tell the device is ready?

(i) poll: check each ~~and~~ place enq now and then status set

(ii) interrupts

or 3 ways to actually comm


(i) programmed I/O (CPU actually goes out for slow devices)

(ii) DMA: discs, video, high speed stuff

CPU builds table

Start
length


location



adv. of: virtual memory for table

(iii) data channel: ~~multiple~~ of processes share one I/O

bunch of I/O devices hairy off a single DMA processor



(iv) do one fully circumrotate (bit of each)

not yet finished

## ISA

wish to design an instruction set

32 bits

### Word/Address

How many addresses in each w/a instr

0

1

2

3

$\hookrightarrow$  ADD bbb, bbb, bbb      2 sources & 1 destination

multiple  $\Rightarrow$  3 instr

ADD bbb, bbb, bbb

$\Rightarrow$  2 instr

ADD bbb, bbb, bbb

implicitly using  $\Rightarrow$  1 instr  
Accumulator

$\Rightarrow$  stack based

Addressing Modes : out these days

It's a subset of instr

(generally by shift & add)

Now  $\rightarrow$  Load Store

Registers file size  $\rightarrow$  32 is a popular ~~size~~

Floating Pt vs Int registers

Addr vs Data registers

Before : wanted to encode instr cheaply ("more expensive")

now not a real issue

so don't need separate Addr & Data reg

## Instruction Types

ADD

SUB

MUL

DIV/REM

AND

OR

XOR

branch/jump

BCC → branch on cond.

SCC → set reg on cond

no op codes (esp. J)

VAX



byte opcode

some specify immediate

MIPS




every instr is 32 bits wide!


VERY Fast

one off inst formats

## IMPLEMENTATION




for Mrs



# USE LOTS OF REGISTERS

TO LATCH EVERY THING


RTI




1. code: wasteful, lot of zeroes

2. Makes sense to collapse ALU ops down  $\rightarrow$  decoder

3. can narrow further  
use a separate line of code for AND, +, OR etc  
even though everything came



Handwritten Control



for same above arch,

