Forward

June 22, 1990

Welcome to the revised version of the U.C. Berkeley Computer Science Preliminary Exams Study Guide. This guide is organized into four sections, each sold separately to make it easier for people to obtain only the sections they need. The first three sections are for the three core exams (hardware, software, and theory). Each one contains the ten most recent exams, arranged in ascending chronological order, along with solutions for seven of them. Also included is the most recent version of the exam syllabus, supplied by the faculty. The fourth section contains the syllabi for the oral research area exams along with sample questions reported by students.

The solutions provided are not official (although in a few cases they are the key provided by the faculty members who wrote the exams). Most of the solutions are photocopies of high-scoring student answers. Where possible, the answers photocopied are ones that received full credit. Keep in mind that these answers are taken from unusually high scoring exams, and passing answers need not always be as thorough as those provided here.

If you have questions about one of the exams or general questions about prelims, you can consult the *EECS Graduate Information* booklet, Kathryn Crabtree, or the faculty member in charge of prelims (currently Brian Barsky). Specific questions about the exams can be answered by your fellow students in the Prelim Review sessions which the CSGSA organizes at the beginning of each semester.

Our thanks go to the anonymous students who agreed to contribute their solutions, to David Gedye, who put together the first modern version of this guide, and to Joe Konstan and Steve Lucco, who kept the guide up-to-date during their tenures as CSGSA Prelim Liaison Officers.


Marti Hearst (CSGSA Prelim Liaison Officer)
Kathryn Crabtree (CS Graduate Assistant and Prelims Coordinator)



•

VI.

```
3.2.3 Hierarchies
         Mano: 12-3; Hamacher: 8.6, 8.7
      3.2.3.1 Caches (direct mapping, set associative)
               Mano: 12-6; Hamacher: 8.6
      3.2.3.2 Virtual memory (how? why?)
               Mano: 12-5,12-7 Hamacher: 8.7
3.3 Input/Output
    Mano: 8,11; Hamacher: 6, 9.1, 9.2
   3.3.1 Devices (disks, terminals, etc.)
          Mano: 11-1; Hamacher: 9.1, 9.2
   3.3.2 1/0 techniques (e.g., advantages/disadvantages)
          Mano: 11-2 to 11-8; Hamacher: 6.2 to 6.5
       3.3.2.1 Polling/interrupts
                Mano: 11-5; Hamacher: 8.2 to 6.4
       3.3.2.2 DMA/data channels
                Mano: 11-4,11-6; Hamacher: 6.2.1, 6.5
       3.3.23 Priorities
                Mano: 11-5; Harnacher: 6.4.4 to 6.4.6
       3.3.24 Program controlled transfer
                Mano: 6-8,11-2,11-3; Hamacher: 6.2
4. Machine Organization
Mano: 4, 5, 6, 7, 8, 11; Hamacher: 1, 2, 3, 4, 5
 4.1 Block diagrams, interactions (busses, I/O organization)
      Mario: 5.7.11
 4.2 Register transfer languages, ISP
      Mano: 4
    4.2.1 Differences from programming languages
           Mano: 4-1
    4.2.2 Examples (ISP)
           Mano: 4: Siewiroek: 4.2.3
 4.3 Instruction set design
      Mano: 5,6,7: Hamacher: 1.3, 2.1 to 2.8, 3.1 to 3.5, 4.1.6
     4.3.1 0/1/2/3 address designs
            Mano: 7-4; Hamacher: 1.3, 2.3, 2.7, 4.1.6
     4.3.2 Addressing modes (immediate, indirect, absolute, etc.)
            Mano: 5-3, 5-4, 7-4, 7-5; Hamacher: 2.4, 2.5
     4.3.3 Basic operations (e.g., ADD, JUMP)
            Mano: 4-2 to 4-7, 5-2, 6-1, 7-6, 7-7; Hamacher: 2.8
     4.3.4 Number of registers (<= 0)
            Mana: 4-2, 7-1, 7-4; Hamacher: 2.1
      4.3.5 Word size
             Mano: 2-6; Hamacher: 2.1
      4.3.6 Data types
            Mano: 3: Hamacher: 2.1
   4.4 Control design (microcode, bardwire)
       Mano: 4,5,8; Hamacher: 4,3 to 4.5, 5
      4.4.1 Hardwired (advantages/disadvantges)
             Mano: 4-6, 5-3, 6-7; Hamacher: 4.3
      4.4.2 Microcode
             Mano: Β: Hamachet: 5
          4.4.2.1 Advantages/disadvantages
          4.4.22 Minimal encoding/maximal encoding (horizontal vs. vertical)
                   Hano: 0-7
                   <u> Мажо: 8-5</u>
          4.4.2.3 Two-level control store
                  - Hano: 8-5
          4.4.2.4 Instruction decoding/micro-sequencing
                   Hano: 8-1 to 8-4
           4.4.25 Emulation
                   Mano: 8-7
           4.4.28 Writable control store
                   Mano: 8-7
                                                                         003
```



Computer Science Prelimary Exam Hardware Syliabus

 M. Mano, Computer System Architecture, Prentice-Hall, 1982. V. Hamacher, Z. Vranesic, S. Zaky, Computer Organization, McGraw-Hill, 1978. . D. Siewiorek, C. Bell, A. Newell, Computer Structures: Principles and Examples. McGraw-Hill, 1982. . H. Taub. Digital Circuits and Microprocessors. McGraw-Hill, 2nd Edition, 1982. Machine Arithmetic and Data Representation Mano: 1, 3, 9, 10; Hamacher: 7, A 1.1 Boolean algebra (e.g., deMorgan's law) Mano: 1-1 to 1-3; Hamacher: A.S. A.4 1.2 Integer representation (signed magnitude, 1's complement, 2's complement) Mano: 3-1, 3-2; Hamacher: 7.1 1.3 Floating point representation (e.g., excess encoding, base) Mano: 3-3, 3-4; Hamacher: 7.10 1.4 Machine arithmetic Mano: 9,10; Harnacher: 7.2 to 7.10 1.4.1 Integer arithmetic Mano: 9-1 to 9-5, 10-1 to 10-3; Hamacher: 7.2 to 7.9 1.4.1.1 Simple operations (e.g., add, subtract, complement) Mæro: 9-1 to 9-3, 10-1, 10-2 1.4.12 Multiply/Divide (e.g., Boothe's, restoring/non-restoring) Mano: 9-4, 9-5, 10-3 1.4.2 Floating point Mano: 10-4; Hamacher: 7.10 1.4.2.1 Add, subtract, multiply, divide Mano: 10-4 1.4.2.2 Normalization Mano: 10-4 Logic Design Mano: 1. 2; Hamacher: A 2.1 Logic gates and technologies (why NAND) Mano: 1-1, 2-1; Hamacher: A.1, A.2, A.4 2.2 Flipflops/registers (master/slave, edge trigger) Hano: 1-5, 2-2; Hamacher: A.S to A.10 2.3 Finite state machines Mæno: 1-6; Tarub: 7.5 2.4 Programmed logic arrays (PLAs vs. ROMs. Why each) Mano: 2-7; Hamacher: A 12 2.5 Design techniques Mano: 1, 2-2 to 2-5; Hamacher: A.3 2.5.1 Combinatorial (e.g., Karnaugh maps) Mano: 1-2 to 1-4. 2-3; Hamacher: A.3 2.5.2 Sequential (e.g., state minimization) Mano: 1-5 to 1-7, 2-2, 2-4, 2-5; Hamacher: A.3 3. Machine Components Mano: 2, 4, 5, 7, 11, 12; Hamacher: 1,3, 4,2, 6, 8, 9 3.1 Processor Mano: 4,5,7; Hamacher: 1.3, 4.2, 8 3.1.1 Microarchitecture (1/2/3 bus architectures) Mano: 4-1,4-2,7-1,7-8; Hamacher: 1.3 3.1.2 Arithmetic units (carry look-shead, added vs. ALU) Mano: 7-2; Hamacher: 4.2, 7.3 3.1.3 Shifters (1 bit, variable bit) Mano: 7-2 3.2 Memory Mano: 2, 7, 12; Hamocher: 8.2 to 8.7 3.2.1 RAM/ROM (when used) Mano: 2-6, 2-7, 12-2; Hamacher: 8.2. 8.3

3.2.2 Organizations (physical organizations, interleaving)

Mano: 7-9,12; Hamacher: 8.5

002



University of California College of Engineering Department of Electrical Engineering and Computer Sciences Computer Science Division

HARDWARE PRELIM EXAM Spring 1990

General Instructions:

- The exam lasts 3 hours (180 minutes).
- The exam has 17 pages.
- Do all your work on these papers; use backsides if necessary.
- Calculators are not allowed.
- Read the problem statements carefully, at least twice.
- You should not need to ask questions.
- If something seems unclear, state your assumptions.
- The indicated points give you an idea how long a problem should take (minutes).
- There are 10 problems adding up to 180 points. Completing 160 points will be regarded as a perfect score, though you can attempt to score higher.

Please write your id. no - on every page of the exam.

1. (10 points)

a.(4 points) Give the truth table for a single stage of a Full Binary Adder.

b.(3 points) Express the Sum function and Carry Out function into standard sum of products form, and product of sums form.

c.(3 points) Simplify and implement the single stage using NOR gates. Draw sketches.

2. (20 points) A 3-stage Gray Code synchronous Counter counts as follows (0,1,3,2,6,7,5,4).a.(4 points) Draw the state diagram for the Counter.

b.(10 points) Design the 3-stage Counter using D-FF's and NAND gates.

c.(3 points) Test your implementation for the following two test inputs. Specifically, check for the next states for the following current states 3 and 4, i.e. 011 and 100.

d.(3 points) Include a reset control signal i.e. the Counter can be set to the '0' state by an external control input. Show only the state transition diagram for this.

3. (20 points) Design a circuit that reads in a positive 8 digit decimal number and converts its into binary equivalent. Each decimal digit is represented in 4 bit Binary coded decimal. The input number is read in one decimal digit at a time, starting from the least significant end. You may use the following components: full adders (these take two addend bits and a carry bit as inputs, and produce a carry bit and a sum bit as outputs), and nand gates. Keep the number of components used small.


4. (20 points) Design a circuit that will count the number of leading 0s in a N bit binary number. Assume that the number is supplied in parallel. You may use the following components: full adders (these take two addend bits and a carry bit as inputs, and produce a carry bit and a sum bit as outputs), and nand gates. Keep the number of components used small.

 $(x_1, \dots, x_n, x_n) = (x_1, \dots, x_n) = (x_1, \dots, x_n)$

- 5. (20 points) Consider a memory containing N words that is used to store objects of varying sizes as follows:
 - (a) The only allowable sizes are powers of 2, i.e. objects can be 1 word long, 2 words long, 4 words long and so on. The largest object could be N words long, where N is the size of the memory.
 - (b) Each object is stored contiguously in memory.
 - (c) Objects with size s are required to be aligned on an s word boundary, i.e. the starting address must be a multiple of s.
 - [A] (8 points) What is the lower bound on the number of bits required to identify objects stored in the memory? Note that the identifiers must all have the same length and must uniquely define the length of the object and its starting address in memory.

[B] (12 points) Design a scheme for constructing the identifiers. Your scheme should use as few bits as possible. Further, the starting address of the object and the length must be easy to calculate given the object identifier.

6. (20 points) A,B and C are three D Flip flops arranged as shown below.



p,q,r,c are control signals. The operation of the system is as follows:

Condition		
p=1	The contents of ABC are right shifted once.	
q=1	The contents of ABC are left shifted once.	
r=1	The contents of ABC are complemented.	
c=1	The contents of ABC are set to zero	

a.(10 points) Express the inputs to FF's as a function of Control inputs and the FF states.

b.(4 points) Implement the right shift function using NAND gates. Draw a sketch.


c.(3 points) Test your implementation of all functions for the following input.

ABC = 101

d.(3 points) What constraints do we have to place on the design and operation of the system? Be brief.

7. (20 points)

One technique that tries to get the best of both the worlds of vertical and horizontal microarchitectures is a two-level control store, as illustrated below. It tries to combine small control-store size with wide instructions. To avoid confusion, the bottom level uses the prefix nano-, yielding the terms 'nanoinstruction,' 'nanocode,' and so forth. This technique is used in the Burroughs D-machine. The idea is that the first level has many vertical instructions that point to the few unique horizontal instructions in the second level. The Burroughs D-machine was a general-purpose computer offering writable control store. Its microinstructions were 16 bits wide, with 12 of those bits specifying a nanoaddress, and the nanoinstructions were 56 bits wide. One instruction set interpreter used 1124 microinstructions and 123 nanoinstructions.



[A] (6 points) What is the general formula showing when a two-level control store scheme like Burroughs D-machine uses fewer bits than a single-level control store? Assume there are M microinstructions each a bits wide and N nanoinstructions each b bits wide.

[B] (4 points) Was the two-level control store of the D-machine successful in reducing control-store size versus a single-level control store for the interpreter?

[C] (4 points) After the code was optimized to improve cycles per instruction by 10 percent, the resulting code had 940 microinstructions and 161 nanoinstructions. Was the two-level control store of the D-machine successful in reducing control-store size versus a single-level control store for the optimized interpreter?

[D] (6 points) Did optimization increase or decrease the total number of bits needed to specify control? Why would the number of microinstructions decrease and the number of nanoinstructions increase?

8. (5 points) In a load-store machine the only operations that can access memory are loads and stores, while a memory-memory architecture can operate on operands directly in memory. Data collected from running programs on the two styles of machines revealed that 33 percent of the memory accesses were data references on the load-store machine while 70 percent of the memory accesses were for data on the memory-memory machine. What are two most likely technical reasons for this disparity?

9. (5 points) It is possible to use a unified cache for instructions and data, or alternatively, we could use separate caches for each. List the advantages and the disadvantages of each approach.

10. (40 points) In this problem you will give a high level design of a processor that will be able to execute vector operations. In particular the processor must be able to execute the following two instructions:

Add N, VA, VB, VC

This instruction adds two vectors each of length N, stored consecutively starting at address VA and address VB. The result is stored in N locations starting at address VC.

JGT LABEL

This causes a branch to address LABEL provided the result of the last addition performed was positive. If the result was non positive, the branch is not taken.

[A] (15 points) Give a block diagram implementation of such a device, using MSI components, e.g. registers, counters, latches, multiplexors, adders etc. You can assume that the adder completes a single addition each cycle, and that the memory can deliver a single word (data or instruction) each cycle. Use a straightforward approach; no need to be fancy and show any of the details, e.g. you may use just one block for a "control FSM", and you don't need to show any gate level details. Clearly list all the additional assumptions you make.

[B] (15 points) Give an RTL description for each instruction.

[C] (10 points) For the design above we assumed that memory could be accessed in a single cycle, whereas in reality, typical memory elements would be 5-10 times slower, so that each memory access would have a latency of 5-10 cycles. To overcome this problem, and to otherwise improve the performance of the machine which of the following feature or features would you incorporate? Briefly explain why, if at all, each feature would be useful, and whether you expect it to be cost effective.

1. Multiport Memory.

2. Interleaved Memory.

3. Data Cache


4. Instruction Cache.

1. (10 points)

a.(4 points) Give the truth table for a single stage of a Full Binary Adder.


·	
FIB Cin	C Cout (meaning A+B+Cn=)
000	0 6
001	1 0
010	10
011	0 1
100	10/
101	0 1 /
110	0 1
111	λ λ

b.(3 points) Express the Sum function and Carry Out function into standard sum of products form, and product of sums form.








c.(3 points) Simplify and implement the single stage using NOR gates. Draw sketches.




2. (20 points) A 3-stage Gray Code synchronous Counter counts as follows (0,1,3,2,6,7,5,4).










c.(3 points) Test your implementation for the following two test inputs. Specifically, check for the next states for the following current states 3 and 4, i.e. 011 and 100.


	5- 5, 52	505, 52
	011	100
	J	
52	' 0	0
5.	1	,0
Sz	O	/ 0 /
	2010	2000

d.(3 points) Include a reset control signal i.e. the Counter can be set to the '0' state by an external control input. Show only the state transition diagram for this.




Page 6

3. (20 points) Design a circuit that reads in a positive 8 digit decimal number and converts its into binary equivalent. Each decimal digit is represented in 4 bit Binary coded decimal. The input number is read in one decimal digit at a time, starting from the least significant end. You may use the following components: full adders (these take two addend bits and a carry bit as inputs, and produce a carry bit and a sum bit as outputs), and nand gates. Keep the number of components used small.




denne dint

00... 01000



4. (20 points) Design a circuit that will count the number of leading 0s in a N bit binary number. Assume that the number is supplied in parallel. You may use the following components: full adders (these take two addend bits and a carry bit as inputs, and produce a carry bit and a sum bit as outputs), and nand gates. Keep the number of 125 bxh components used small.

C.



This will add I to the register until a 1 is encountered. The Enable ff will renumber the I and not allow the register to be incremented further

slice of par >serial:

- 5. (20 points) Consider a memory containing N words that is used to store objects of varying sizes as follows:
 - (a) The only allowable sizes are powers of 2, i.e. objects can be 1 word long, 2 words long, 4 words long and so on. The largest object could be N words long, where N is the size of the memory.
 - (b) Each object is stored contiguously in memory.
 - (c) Objects with size s are required to be aligned on an s word boundary, i.e. the starting address must be a multiple of s.

[A] (8 points) What is the lower bound on the number of bits required to identify objects stored in the memory? Note that the identifiers must all have the same length and must uniquely define the length of the object and its starting address in memory. Tassume N is a power of 2

need: log_(N-s)+j bits to address an object of size s. log_2 N. If all same size

have 1092 N possible sizes need [1092 (1032 N)] bits to identify size

so lower bound, given that all same size, is log_N+ Mog_(log_N)]
Count # of John allress, length

combinations.

ALLN ILETAS A

[B] (12 points) Design a scheme for constructing the identifiers. Your scheme should use as few bits as possible. Further, the starting address of the object and the length must be easy to calculate given the object identifier.

Construct from address + length
Concatenate address + log_length


Take log 2 by counting # of bits to the right of the left-most 1 in the number.

Calculate by putting a 1 in log_length+1 place.

From Identifier.

Since address is always same # of bits, easy to find where length starts.

6. (20 points) A,B and C are three D Flip flops arranged as shown below.




Condition	Action
p=1 q=1 r=1	The contents of ABC are right shifted once. The contents of ABC are left shifted once. The contents of ABC are complemented. The contents of ABC are set to zero


a.(10 points) Express the inputs to FF's as a function of Control inputs and the FF states.

Assume p,q,r,c run through priority encoder so that sinly 1 is high at a time. Also, if none are high, state remains unchanged, a,b,c are unused, since "contents of ABC" seems to mean current state of FF's,



b.(4 points) Implement the right shift function using NAND gates. Draw a sketch.







c.(3 points) Test your implementation of all functions for the following input.



$$ABC = 101$$
 $P = 1 \quad DA = 1 \quad DB = 1 \quad DC = 0 \rightarrow 110 \quad V$
 $Q = 1 \quad DA = 0 \quad DB = 1 \quad DC = 1 \rightarrow 011 \quad V$
 $P = 1 \quad DA = 0 \quad DB = 1 \quad DC = 0 \rightarrow 010 \quad V$
 $P = 1 \quad DA = 0 \quad DB = 0 \quad DC = 0 \rightarrow 000 \quad V$

d.(3 points) What constraints do we have to place on the design and operation of the system? Be brief.

かり


As stated already, it is important that only one of the control signals be active at any one time.

What about races, clock ghat wies?

Set up + hold + wies?

SPRING 1990 PRELIM QUESTIONS AND ANSWERS: 7 - 9

7 [20 points] One technique that tries to get the best of both the worlds of vertical and horizontal microarchitectures is a two-level control store, as illustrated by the figure below. It tries to combine small control-store size with wide instructions. To avoid confusion the bottom level uses the prefix nano-, yielding the terms "nanoinstruction," "nanocode," and so forth. This technique in the Burroughs D-machine. The idea is that the first level has many vertical instructions that point to the few unique horizontal instructions in the second level. The Burroughs D-machine was a general-purpose computer offering writable control store. Its microinstructions were 16 bits wide, with 12 of those bits specifying a nanoaddress, and the nanoinstructions were 56 bits wide. One instruction set interpreter used 1124 microinstructions and 123 nanoinstructions.



a. [6] What is the general formula showing when a two-level control store scheme like Burroughs D-machine uses fewer bits than a single-level control store? Assume there are M microinstructions each a bits wide and N nanoinstructions each b bits wide.

Let t be the number of bits of a to specify the address of the nanoinstruction. t must be at least $\lceil \log_2 N \rceil$.

$$(M \times a + N \times b) < M \times (a - t + b)$$

or
$$(M \times t + N \times b) < M \times b$$

or
$$N \times b < M \times (b-t)$$

or
$$N < M \times (1 - t/b)$$

or
$$t < (M - N)/M \times b$$

[4 points for using t = a, unless say that assume does not include microinstruction PC bits] [Get 1 points for 2 level portion correct, rest wrong] b. [4] Was the two-level control store of the D-machine successful in reducing control-store size versus a single-level control store for the interpreter?

$$1124 \times 16 + 123 \times 56 < 1124 \times (16 - 12 + 56) = 24872 < 67440$$

or $1124 \times 12 + 123 \times 56 < 1124 \times 56 = 20376 < 62944$

or 123 x 56 < 1124 x (56-12) = 20376 < 62944

So the answer is yes; two-level did reduce control store size.

[-1 for using 1124 x 56 vs. 1124 x 60 in top formula. Even if got equation wrong, it was clear from explanation of hardware that single level needed more than 56 bits.] [-0.5 for using log_2 123 vs. 12. Problem states size of nanoinstruction address.] [2 points if serious flaw in one piece]

c. [4] After the code was optimized to improve cycles per instruction by 10%, the resulting code had 940 microinstructions and 161 nanoinstructions. Was the two-level control store of the D-machine successful in reducing control-store size versus a single-level control store for the optimized interpreter?

So the answer is yes, once again two-level did reduce control store size.

[-1 point for using 940 x 56 vs. 940 x 60 in top formula. Even if got equation wrong, it was clear from explanation of hardware that single level needed more than 56 bits.]
[-0.5 for using log2 161 vs. 12. Problem states size of nanoinstruction address.]

- d. [6] Did optimization increase or decrease the total number of bits needed to specify control? Why would the number of microinstructions decrease and the number of nanoinstructions increase?
- [1] 24872 > 24056, so optimization decreased the number of bits to specify control.
- [5] Optimization tries to reduce execution time per instruction, usually by executing more operations in parallel. Executing more operations in parallel reduces the sharing of nanoinstructions since they are not as general, hence the increase in nanoinstructions. The number of microinstructions decreased because more operations per nanoinstruction means fewer microinstructions are needed to specify the operation.

[-2 for not explaining why fewer micro.]

- 8 [5] In a load-store machine the only operations that can access memory are loads and stores, while a memory-memory architecture can operate on operands directly in memory. Data collected from running programs on the two styles machines revealed that 33% of the memory accesses were data references on the load-store machine while 70% of the of the memory accesses were for data on the memory-memory machine. What are two most likely technical reasons for this disparity?
- Load-store computers executes more instructions than memory-memory architectures, thus a larger percentage of memory references are instructions. [3]
- Load-store computers keep data in registers and reuses data in registers, thereby having fewer memory accesses. [2]

9 [5] It is possible to use a unified cache for both instructions and data, or alternatively use, we could use separate caches for each. List the advantages and disadvantages of each approach.

Unified Advantages:

Better cache utilization since no rigid dividing line between instructions and data

If built from off-the-shelf parts, unified cache may be lowest cost since can supply both instructions and data from a single bank of RAM chips.

Simpler to implement: no check whether instruction or data before access goes to cache

No duplication: what if data and instructions aren't distinct.

Less time to build since only one cache

Split caches Advantages:

Twice the cache bandwidth: can fetch instructions and data simultaneously

No cache misses due to conflicts between instructions and data (or poor data locality won't lower instruction miss rates)

Dedicate cache policies depending on instructions vs. data (e.g., no writing, block size, cheaper data cache?)

One large cache might be slower than two smaller ones (memory access time)

[2 points per item, needing 3 items for full credit.]

[Usual problem with answer is listing an item without any indication why it was true. e.g., higher hit rate for split caches without mentioning that instructions and data can't conflict.]

University of California College of Engineering Department of Electrical Engineering and Computer Sciences Computer Science Division

HARDWARE PRELIM EXAM

Fall 1989

Xon	r code number:	

General Instructions:

- The exam last 3 hours = 180 minutes.
- The exam has 27 pages.
- Do all your work on these papers; use backsides if necessary.
- Calculators are not allowed.
- Read the problem statements carefully, at least twice.
- You should not need to ask questions.
- If something seems unclear, state your assumptions.
- The indicated points give you an idea how long a problem should take (minutes).
- There are 11 problems adding up to 200 points, so you have some choice.
- Completing 180 points is considered a "perfect 10".

(15 min)

(a) Prove the following algebraically:

$$a + ab = a$$

$$ab + \overline{ac} + bc = ab + \overline{ac}$$

(b) Prove or disprove the following:

$$\overline{ac} + \overline{ab} + \overline{bc} + ab + a\overline{c} = a + b + c$$

$$ab + a\overline{c} + \overline{a}c = ac + bc + a\overline{c}$$

(c) Write in products of sums form:

$$\overline{a}b + \overline{c}(d + e)$$

(d) Use deMorgan's theorem to take the complement of:

$$a + bc$$


(e) Write the following in sum of products form:


$$(a + \overline{b}) (\overline{a} + cd)$$


(10 min)


What is the function performed by each of the following?














(10 min.)

Complete the following conversions:

- (a) $(A1EF)_{16} = (?)_2$
- (b) $(A1EF)_{16} = (?)_8$
- (c) $(11101.110)_2 = (?)_{16}$
- (d) $(11101.110)_2 = (?)_{10}$
- (e) $(-23)_{10}$ = (?) in 8-bit signed 2's complement
- (f) $(100)_{10}$ = (?) in 8-bit signed 2's complement
- (g) (100110) in 2's complement= $(?)_{10}$
- (h) Devise a gray code to represent the integers 0-7.

(15 min.)

Assume we have a computer with four I/0 devices requesting service from the CPU. Each device is assigned one of four separate priorities (P_0-P_3, P_3) the highest) and a corresponding request line. A device signals an interrupt to the CPU by asserting its request line. The CPU has only one interrupt input line, but has two inputs which specify an interrupt priority.


Design the circuit, called a priority encoder, which will interface the devices to the CPU by determining which line is requesting service at the highest priority and generating the proper CPU signals. Show the logic equations and gate implementation.

(20 min.)

Consider a word-addressable memory system with 1M (2²⁰) words of main storage and a cache consisting of 2048 words of data. The cache is organized as 128 lines (blocks) with each line holding 16 words of data and one tag. The CPU references the memory system with 20-bit addresses.

For

- a) a fully-associative cache.
- b) a direct-mapped cache,
- c) an eight-way set associative cache,
- (i) how many tag bits per line must be stored with each line in the cache?
- (ii) partition the address from the CPU into fields and state how each field is to be used to access a word from the memory system.



(a)

Control of the Contro

en de la companya de la co La companya de la co

(b)


(c)

(30 min.)

(a) From the following set of parts you are to design several versions of a circuit to multiply two n-bit positive integers, A and B. Version 1 should multiply the numbers using the minimal amount of time, and version 2 using the minimal number of full-adder (FA) cells.

A and B are initially in two n-bit registers and the 2-n bit result should end up in a register. You may assume the presence of clocks and control signals, but clearly explain in words the function of your control signals.

Keep it simple!



Version 1:

Version 2:

(b) As we increase n, how does the size and speed of both versions of the multiplier scale?

[7]

(35 min.)

You are given the pipelined arithmetic processor shown on the next page. It consists of a floating point multiplier, a floating point adder, with an input Bus 'A' and one output bus 'Y'. Operands are stored in a DATA RAM which is not dual ported.

An address unit is used to select operands. It consists of an address register file with four index registers, R0—R3, which can be incremented or decremented.

Timing: a register load operation, and memory read and write take 1 clock cycle. Floating point operations take 10 clock cycles.


In this problem you will use Register Transfer Language (RTL) to describe how macro instructions would be implemented in horizontal micro code.

Example: Macro instruction SQUARE (R0); multiply contents of RAM at location R0 by itself.

Micro Instructions:

Assume Horizontal Microcode -- Assume all data regs are initially O.

5 1



- (A) Give RTL description for the instruction
 ADD (R0),(R1),(R2) which performs (R0) + (R1) → (R2)
 The two operands are pointed to by R0 and R1 respectively, and the result is stored in the location pointed to be R2. Include comments as appropriate. Use the answer sheet on the next page.
- (B) Give RTL description for the "dot" product of two vectors A and B $\overrightarrow{A} = (a_1, a_2, a_3, ..., a_n), \overrightarrow{B} = (b_1, b_2, b_3, ..., b_n). \overrightarrow{A} \cdot \overrightarrow{B} = a_1b_1 + a_2b_2 + a_3b_3 + ... a_nb_n.$

R0 points to vector A. R2 is location of result, R1 points to vector B. R3 is the length of the vector.

Maximize throughput by keeping all adders and multipliers busy.

A)


Program Step	Operation(s)	Comments	
0			
1			
2			
3			
4			
5			
6			
7			
8		The state of the s	
9			
10			
11			
12			
13		Miles I I I I I I I I I I I I I I I I I I I	
14			
15			
16			
17			
18			
19			
20		***************************************	

B)


Program Step	Operation(s)	Comments	
0			
1			
2			
3			
4			
5			
6			
7			
8			
9			
10			
11			
12			
13			
14			
15			
16			
17			
18			
19			
20			

(15 min.)

In this problem you will design a synchronous 2 bit up/down binary counter using rising edge triggered JK Type Flip Flops. The ouput of the counter must be glitch free. The block diagram of the counter is:




(A) draw a state diagram for the counter, using notation shown to the right as an example.




(B) Fill in the next state table for the up/down counter.

PRESENT ST	ATE	INPUT		CONT	ROLS		NEXT	STATE
Q_1	$\mathbf{Q}_{\mathtt{Q}}$	Up/Down	J ₀	K_0	J,	K_1	$\mathbf{Q}_{\mathbf{J}}$	Q_0
O	O	(ļ	×	()	×	C.	}
\Diamond	\circ	\Diamond	ļ	×	†	\times .	\	*
\mathcal{O}	*	3	×	1	1	人	22 000	0
0	•	0	×	ģ	0	×	(\bigcirc
	Ç	1	}	×	X	\bigcirc	ļ	
	\bigcirc	\circ	, j	×	1-160	W 1	\bigcirc	1
, 6	1 1 10 mm	}	×	1	⊀ 🕏	* !		<u></u>
,	1	\bigcirc	X	, , , , , , , , , , , , , , , , , , ,	×	O	770	


8(Cont.) Complete the schematic of the counter, using minimized logic.








k-maps (for your convenience)













(5 min.)

Consider a logic device with 100Ω source impedance driving a $100\,\mathrm{pF}$ capacitive load. With no load, the driver switches between 0.0 and 5.0 volts DC.




Neglecting internal propagation delay through the inverter, complete the following sketch.



B -----


(15 min.)

Below is a 4 bit shift register using a two phase clock, and level-sensitive (not edge triggered) type D latches. The two clock phases are strictly non-overlapping ideal rectangular clocks. The latches have a 20 ns maximum delay from data-in to data-out. (Hold time from when the clock goes high is also 20 ns).



(A) With no clock skew, what is the maximum frequency of operation? Give a simple timing diagram to justify your answer.

(B) Specify clock parameters for part A.




(C) If ϕ_2 can be skewed (-0 ns, +30 ns) with respect to ϕ_1 , what is the maximum frequency of operation? Give a simple timing diagram to justify your answer.

(30 min.)


In this problem, you will be doing the high level design for a list processor. The design is built around a 64K x 16 memory which contains a "list of lists". The internal organization is shown below:

A cell is composed of two 16 bit words. For the master list, the first element in the cell points to a sublist, the second element points to the next cell in the master list. For the sublist, the first element in the cell is a pointer to the next cell, and the second element is a 16 bit word of data. A special pointer value of 'NIL' is used to indicate the last entry in a list.


The third entry of the second list is marked with an asterisk.








Operation of list processor:



Pointer is address of root of list. LIST and ENTRY specify which entry of which sublist to return. On START assertion, the List Processor begins to search down the master and sublist. Once the appropriate data is found it is sent out on DATA <0...15> and DATA-READY is asserted. Assume that a NIL will not be encountered before the desired entry is found.



(A) Give a block diagram implementation of such a device, using MSI components: registers, counters, flip flops, multiplexors, adders, comparators, etc., and a 64K x 16 RAM. Choose a straight-forward approach; no need to be fancy or show any details, e.g., you may just show one block for a "control FSM", and you don't need to show any gate level details.

(B) SPECIFY operation of the list processor using RTL.

MAMMETHINEK Sciolzshand

University of California
College of Engineering
Department of Electrical Engineering
and Computer Sciences
Computer Science Division

HARDWARE PRELIM EXAM

Fall 1989

Your code number	*
Key	
<i></i>	

General Instructions:

- The exam last 3 hours = 180 minutes.
- The exam has 27 pages.
- Do all your work on these papers; use backsides if necessary.
- Calculators are not allowed.
- Read the problem statements carefully, at least twice.
- > You should not need to ask questions.
- If something seems unclear, state your assumptions.
- The indicated points give you an idea how long a problem should take (minutes).
- There are 11 problems adding up to 200 points, so you have some choice.
- Completing 180 points is considered a "perfect 10".

(15 min)

(a) Prove the following algebraically:

$$a+ab=a$$

$$a(1+b)$$

$$a(1)$$

$$a=a$$

$$ab+\overline{a}c+bc=ab+\overline{a}c$$

$$ab+\overline{a}c+(a+\overline{a})bc$$

$$a(b+bc)+\overline{a}(c+bc)$$

$$ab+\overline{a}c$$

(b) Prove or disprove the following:

$$\overline{a}c + \overline{a}b + \overline{b}c + ab + a\overline{c} = a + b + c$$

Equal

$$ab + a\overline{c} + \overline{a}c = ac + bc + a\overline{c}$$

(c) Write in products of sums form:

$$f = \bar{a}b + \bar{c}(d+e) = \bar{a}b + \bar{c}d + \bar{c}e$$

from k-map or truth table
 $\bar{f} = ac + \bar{a}\bar{b}c + \bar{b}\bar{d}\bar{e} + a\bar{d}\bar{e}$
by deMorgan's:
 $f = \bar{a}c + \bar{a}\bar{b}c + \bar{b}\bar{d}\bar{e} + a\bar{d}\bar{e}$
 $f = ac + \bar{a}\bar{b}c + \bar{b}\bar{d}\bar{e} + a\bar{d}\bar{e}$
 $f = ac + \bar{a}\bar{b}c + \bar{b}\bar{d}\bar{e} + a\bar{d}\bar{e}$
 $f = ac + \bar{a}\bar{b}c + \bar{b}\bar{d}\bar{e} + a\bar{d}\bar{e}$

(d) Use deMorgan's theorem to take the complement of:

$$\overline{1+bc} = \overline{c}(\overline{bc}) = \overline{c}(\overline{b}+\overline{c})$$

(e) Write the following in sum of products form:


$$(a+\overline{b})(\overline{a}+cd) =$$


$$a\overline{a} + acd + \overline{a}\overline{b} + \overline{b}cd =$$


$$acd + \overline{a}\overline{b} + \overline{b}cd$$


(10 min)

What is the function performed by each of the following?













OR(A,B)









(10 min.)

Complete the following conversions:

(a)
$$(A1EF)_{16} = (?)_2 = (1010 0001 1110 1111)_Z$$

(b)
$$(A1EF)_{16} = (?)_8 = (120757)_8$$

(c)
$$(11101.110)_2 = (?)_{16} = (1).$$

(d)
$$(11101.110)_2 = (?)_{10} = (29.75)_{10}$$

(e)
$$(-23)_{10}$$
 = (?) in 8-bit signed 2's complement = 1110 1001

(f)
$$(100)_{10}$$
 = (?) in 8-bit signed 2's complement = $0/10$ 0/00

(g) (100110) in 2's complement=
$$(?)_{10} = -Z$$

(h) Devise a gray code to represent the integers 0-7.


(15 min.)

Assume we have a computer with four I/0 devices requesting service from the CPU. Each device is assigned one of four separate priorities (P_0-P_3, P_3) the highest) and a corresponding request line. A device signals an interrupt to the CPU by asserting its request line. The CPU has only one interrupt input line, but has two inputs which specify an interrupt priority.

Design the circuit, called a priority encoder, which will interface the devices to the CPU by determining which line is requesting service at the highest priority and generating the proper CPU signals. Show the logic equations and gate implementation.

Encode (Y, Yo) from (00) to (11) to represent the requests on lines B to B respectively. Line R will interrupt the CPU.

P3 P2 P, P0	Y, Y0	R
0000		ථ
/ — — —	1 1	1
0!	10	}
001-	01	1
0001	00	1
	Į.	




(20 min.)


Consider a word-addressable memory system with 1M (220) words of main storage and a cache consisting of 2048 words of data. The cache is organized as 128 lines (blocks) with each line holding 16 words of data and one tag. The CPU references the memory system with 20-bit addresses.

For


- a) a fully-associative cache,
- b) a direct-mapped cache,
- c) an eight-way set associative cache,
- how many tag bits per line must be stored with each line in the cache? *(i)*
- partition the address from the CPU into fields and state how each field (ii)is to be used to access a word from the memory system.



(a) July-associative 16 tag bits



(b) direct-mapped 9 tag-bits



(c) eight-way set associative 12 tog bits


6

(30 min.)

(a) From the following set of parts you are to design several versions of a circuit to multiply two n-bit positive integers, A and B. Version 1 should multiply the numbers using the minimal amount of time, and version 2 using the minimal number of full-adder (FA) cells.

A and B are initially in two n-bit registers and the 2-n bit result should end up in a register. You may assume the presence of clocks and control signals, but clearly explain in words the function of your control signals.

Keep it simple!



7

(35 min.)

You are given the pipelined arithmetic processor shown on the next page. It consists of a floating point multiplier, a floating point adder, with an input Bus 'A' and one output bus 'Y'. Operands are stored in a DATA RAM which is not dual ported.

An address unit is used to select operands. It consists of an address register file with four index registers, RO—R3, which can be incremented or decremented.

Timing: a register load operation, and memory read and write take 1 clock cycle. Floating point operations take 10 clock cycles.

In this problem you will use Register Transfer Language (RTL) to describe how macro instructions would be implemented in horizontal micro code.

Example: Macro instruction SQUARE (R0); multiply contents of RAM at location R0 by itself.

Micro Instructions:

R0 → MAR; get operand address
MDO → MUL0, MDO → MUL1; write operand simultaneously into multiplier multiplicand reg.

NOP

NOP

NOP

NOP ; wait for multiply to complete

NOP

NOP

NOP


NOP

NOP

NOP

MULOUT → YTOMEM; write into (R0).

Assume Horizontal Microcode - Assume all data regs are initially O.



(A) Give RTL description for the instruction

ADD (R0),(R1),(R2) which performs (R0) + (R1) → (R2)

The two operands are pointed to by R0 and R1 respectively, and
the result is stored in the location pointed to be R2. Include comments as appropriate. Use the answer sheet on the next page.

(B) Give RTL description for the "dot" product of two vectors A and B $\vec{A} = (a_1, a_2, a_3, ..., a_n), \quad \vec{B} = (b_1, b_2, b_3, ..., b_n), \quad \vec{A} \cdot \vec{B} = a_1b_1 + a_2b_2 + a_3b_3 + ... a_nb_n.$

R0 points to vector A. R2 is location of result.
R1 points to vector B. R3 is the length of the vector.

Maximize throughput by keeping all adders and multipliers busy.

	Program Step	Operation(s)	Comments
	o	RA-MAR - La Laboration de la laction de laction de laction de la laction de laction de la laction de lact	
a de l'agricie à	1	R1-9MAR, MD0-+ ADDO	low (10) into order,
<u></u>	2	RZ->MAR, MDO-> A001	
e e e e e e e e e e e e e e e e e e e	3	Nop	
	4		And the second s
- : ; · · · · · · · · · · · · · · · · · ·	5		
	6		
	7		
	8		
	9		
	10		just format to complete
	11		complete
	12		
	13	ADDOT -> Yromen	istane sent who (Re
	14	all DONE	Doz
	15		
	16		
	17		
	18		
	19		
	20		

	B)		The second secon
The state of the s	Program Step	Operation(s)	Comments
	F:::120	RO->MAR, ROHH	printed A, then Increat
	. A	MP ->MLD, RI->MAR, RIH	pointed B, then have et
	2 . / ↓	MDO -> MULT , ADDOUT -> YTOA	start mitiply, get previous
France - Fra	3	MUL OUT -> YOA, YOA -> ADDO	& Addulie milts runing
	4 / 3	YTOA -> ADDI	start addition
The state of the s	5 0	- pop	A CONTRACTOR OF THE CONTRACTOR
-	6 4	NOP.	
	7 7	NoP	•
	8 & .	NOP	
	9 / 2	R3-1→N	decrement lenth conton
	10 7	- JOMP NOT ZERO, LOCO	loop back for next?
•	11	NOP	; it end of Nector, finish f
•	12 ¥	NOP	if end of vector finish f wit for nilt finish
	13	MULOUT ->YTOA	
	14	YOA - ADOF, F.	
	15	ADDOUT -> AOD1, RZ->MAR	; all in last term
	16	NOP *101	
ı	1.7		hait for all to Fire
į	رىنى 18		
; :	مور سريح وا		
ř	23 س کر کھی ہیں).		
		27 ADDOUT & FOMEN.	done A.Bin (Re).
	(V' - pt	ADDOUT - TOMER	

82 - 31 22821 3 - 8 12 8 4


8


(15 min.)

In this problem you will design a synchronous 2 bit up/down binary counter using rising edge triggered JK Type Flip Flops. The ouput of the counter must be glitch free. The block diagram of the counter is:



(A) draw a state diagram for the counter, using notation shown to the right as an example.






(B) Fill in the next state table for the up/down counter.

The state of the s	1 - 1 Q ₁ =	r state	INPUT Up/Down	- 30	CONTR	/)) C	K ₁	NEXT Q ₁	STATE
			Ale d	D X X X X X X X X X X X X X X X X X X X		1 × × × ×	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	0	
- 7	1	1		*	1	*	1	0	0

Note: Qo just taggles


	Q,	Q+1	4	<u> </u>
,	0	0	140	OX
	0	1	1	OX
	1	Q	Ø	ł
)	义	0


8(Cont.) Complete the schematic of the counter, using minimized logic.





Ko:
















9

(5 min.)

Consider a logic device with 100Ω source impedance driving a $100 \, \text{pF}$ capacitive load. With no load, the driver switches between 0.0 and 5.0 volts DC.




Neglecting internal propagation delay through the inverter, complete the following sketch.




10

(15 min.)


Below is a 4 bit shift register using a two phase clock, and level-sensitive (not edge triggered) type D latches. The two clock phases are strictly non-overlapping ideal rectangular clocks. The latches have a 20 ns maximum delay from data-in to data-out. (Hold time from when the clock goes high is also 20 ns).




(A) With no clock skew, what is the maximum frequency of operation? Give a simple timing diagram to justify your answer.



(B) Specify clock parameters for part A.



(C) If ϕ_2 can be skewed (-0 ns, +30 ns) with respect to ϕ_1 , what is the maximum frequency of operation? Give a simple timing diagram to justify your answer.



11

(30 min.)


In this problem, you will be doing the high level design for a list processor.

The design is built around a 64K x 16 memory which contains a "list of lists".


The internal organization is shown below:

A cell is composed of two 16 bit words. For the master list, the first element in the cell points to a sublist, the second element points to the next cell in the master list. For the sublist, the first element in the cell is a pointer to the next cell, and the second element is a 16 bit word of data. A special pointer value of 'NIL' is used to indicate the last entry in a list.


The third entry of the second list is marked with an asterisk.




MASTER LIST -




Operation of list processor: 1



Pointer is address of root of list. LIST and ENTRY specify which entry of which sublist to return. On START assertion, the List Processor begins to search down the master and sublist. Once the appropriate data is found it is sent out on DATA <0...15> and DATA-READY is asserted. Assume that a NIL will not be encountered before the desired entry is found.



(A) Give a block diagram implementation of such a device, using MSI components: registers, counters, flip flops, multiplexors, adders, comparators, etc., and a 64K x 16 RAM. Choose a straight-forward approach; no need to be fancy or show any details, e.g., you may just show one block for a "control approach", and you don't need to show any gate level details.



(B) SPECIFY operation of the list processor using RTL.

FNTRYA -> ENTRY CONT LIST H --> LIST COUNT

2. get appropriate list

LIST_LOOP LIST-1-7 LIST

JMP: ZERO, - GOT-LIST; appropriate list found

MARHI-> MAR; 2nd entry in cell points

MEM_DATA-> MAR; get posts to next cell

JMP LIST_LOOP; get posts to next cell

3. Now get appropriate entry in sublist, MAR points to
GOT-LUT MEM-DATA -> MAR

GOT-LUT MEM-DATA -> MAR

GOT-LUT ENTRY-I -> ENTRY

TIMP ZERO, GOT ENTRY

JUMP GOT-LIST

GOTLENTRY MART -> MART

MEMDATA -> OUTPUT

GOTA 1-> DATAREADY

Done.

University of California

HARDWARE PRELIM EXAM - FALL 1985

General Instructions:

The exam lasts 3 hours = 180 minutes.

Do all your work on these exam papers.(use back if Your Code Read the problem statements carefully. necessary).

You should not need to ask questions.


If something seems unclear, state your assumptions.


The indicated points give you an idea how long a problem should take.

(about one minute per point.)

 Draw the <u>complete</u> state diagram (all states, all transitions) of the following <u>Mealy</u> machine containing two different positive edge triggered flip-flops.


Label the transition arrows with the input/output values in the following style:





(15 points)

2. Match each circuit below with the one sentence that best describes it.




(20 points)

3. Formal Problem Statement

Draw the <u>complete</u> state diagram for the following Moore machine:

A finite state machine accepts synchronously with the clock data on the single-bit wide inputs A, B. The machine has a single output that is at logical 1 when the data on the two inputs has been the same (A=B) for 3 or more consecutive clock cycles; otherwise it is at logical 0.



Draw the complete state diagram. (15 points)


- 4. A network has 4 inputs R, S, T, U and 4 outputs V, W, Y, Z. RSTU represents a binary coded decimal digit, VW represents the quotient, and YZ the remainder when RSTU is divided by 3. First, realize the network using
- a) A 'minimum' 2-level NOR-gate network (not counting inverters). Verify your design by showing in your final circuit diagram the logical values on all lines when the inputs represent digit "3".

(25 points)


4. (continued)

Now implement the same network as a NOR-NOR-PLA (not just a ROM) using the grid below. Verify your design by showing on each signal line the logical value when the input is the digit "8".

(15 points)



5. A₁, A₂ and A₃ are 3 clocked D flipflops which act as a register. The register performs a specific operation depending upon the control signal present at the beginning of a clock pulse. The schematic of the whole register as well as the control signals and the corresponding function are given below



Assume exactly one control signal is present at any time.

Control Signal	<u>Operation</u>	• •
CL	A ₁ , A ₂ , A ₃ are reset to "O	" (cleared)
RT	Contents of A_1 , A_2 , A_3 are one place end-around A_1	shifted right
LT	Contents of A_1 , A_2 , A_3 are one place end-around	shifted left
СТ	The binary number A_1 A_2 A_3 by 1 (count up). mod-8. e (111)+(001)=(000).	is incremented

The absence of any control signal implies a LOAD.

- (a) Derive the combined flip-flop excitation (input) equation for each flip-flop to perform the given operations. Simplify them as much as you can.
- (b) How can you prevent more than one control signal occurring simultaneously? Show two non-trivially different solutions with a corresponding circuit.

(30 points)



aron possession

6. The most general form of an arithmetic instruction is

op 11,12,13,14 \cdot

with 11 specifying the location in which to store the result of the binary operation (op) on the contents of the operand locations 12 and 13, and 14 specifying the location of the next instruction. The action of the instruction is of this form:

11 + 12 op 13; goto 14

Computers are generally classified as being 0-,1-,2-, or 3-address machines. Your task is to assign values to 11, 12, 13, and 14 that transforms this general form into the four styles of machines.

Jacobs from the 1942	# addresses	11	12	13	14	· ;
Villa I	zero	[SPA]	Page 100	(S (+ 1)	₹ C + 1	
	one	A 61 5 (2/2)	A (). A ().	[[M] [[M]]	19 CH 1	
$-(\cdot,\cdot)$	two	[M]			(May "Name")	
	three	1. 44 1 1	V 647 / 1	la X° 19 J		

Fill in the table either by using the following registers (or registers plus or minus a constant)

PC (program counter)- contains the address of the current instruction (PC+1) is the address of the next sequential instruction)

SP (stack pointer) - points to the top of the stack.

(This stack grows down, with SP + 1 pointing deeper in the stack and SP - 1 pointing outside the stack.)


ACC (accumulator)

or by using the operand addresses of your choice, such as Al, A2, A3,

Remember, your assignment of registers or addresses or both to this matrix should transform the general form of the instruction into the zero, one, two, or three address form.

(15 points)

7. A hardware stack is to be used in an 18-bit small computer. The hardware stack is to be implemented using an LSI building block which functions as a 6-position shift register:



- (A) How are <u>stack overflow</u> and <u>stack underflow</u> error conditions sensed by the <u>stack control logic?</u> (Hint: you may only use shift registers and comparison logic.)
- (B) What modifications need to be made to the shift register building block so that an executing program could "peer into the stack" without disturbing the top of the stack (TOS)? You may respectfy only the outputs of the building block.
- (C) Design the control logic to the gate level to implement the ability to "peer into the stack."

(25 points)

- 8. Consider a processor that dedicates a separate stack in main storage to service subroutines exclusively; another stack in main storage is dedicated exclusively to servicing interrupts.
- (A) Describe the control logic that would allow the interrupt stack to build on the subroutine stack if the interrupt stack overflowed. How would the processor know it was administering an interrupt in the subroutine stack? How would it know when to leave the subroutine stack because it had exhausted the interrupts that had been nested there and return to the interrupt stack to unwind interrupts nested there?
- (B) Is (A) a realistic approach to handling a heavy interrupt load? With the cost of commercial RAM sufficiently low, wouldn't it be simpler to merely extend the area of main storage allocated to the interrupt stack? Is there a reasonable maximum size to a hardware stack allocated exclusively to interrupts (i.e., how many words of main storage should be dedicated to the interrupt stack so that the probability of a stack overflow error occurring is small)?

We expect a brief essay-type answer for each part. It is not necessary to give a gate level design.

(20 points)

Hardware Core Exam: Spring 1986

Page 1


PROBLEM 1

(pages 1 - 3)


Construct a Mealy Model synchronous sequential machine that implements a sequence detector, as specified below:

- The machine has one external input line, one external output line, and a clock input.
- The machine is to detect all occurrences of the input sequence 0101
 (i.e., the output signal is 1 only if the last four input signals were 0101)
- 3. The machine is to have a minimum no. of internal states.
- 4. Assume that the detector starts (arbitrarily) in state A.

Draw a state diagram for the sequence detector described above:



1230 TV




015

0

PAGE 2

Complete the timing diagram below by drawing the output waveform (transitions occur on the rising edge of the clock probe).



Construct an encoded transition table, show FF excitation tables, and draw the logic circuits required to implement the sequence detector, using J-K flip flops.

(You may continue your solution on Page 3)

	ł	 	 			
	ř .			·		
	Ĭ					
	ľ					
- 4						
- 1						
3						
1						
Ŧ						
ı						
- 1						
ı						
- 1						
- 1						
- 1						
- 1						
- 1						*
- 1						
- 1						
- 1						
- 1						
- 1						
- 1						
ł						
- 1						
- 1						
7					•	
-		 	 			
				" """ · """ · "" · "" · " · " · " · " ·	· · · · · · · · · · · · · · · · · · ·	
	-					

War and	Number:	•		-
1041	MATERIAL T		,	

PALE 4

PROBLEM: 2 8000788 4 - 6)

An M-N flip flop works as follows:

If MN = 00, the next state of the flip flop is 0

If MN = 01, the next state of the flip flop is the same as the present state

If MN =10, the next state of the flip flop is complement of the present state

If MN = 11, the next state of the flip flop is 1.

a) Complete the following table (use don't cares when possible)

Present State Q	Next State Q ⁺	M N
0 0 1 1	0 1 0 1	

b) Using the above table and Karnaugh maps, derive and minimize the flip flop input (excitation) equations for a counter composed of 3 M-N flipflops (Q_1,Q_2,Q_3) which counts in the following sequence: Q_1 Q_2 Q_3 = 000,001,011,111, 101,100,000, ...

(Please show all work on Page 5)

	Your Nu	mber:
Pro	oblem 2	
¢)	How would you make this counter lock-out free? Give an approach.	
	e de la companya de l	

d) Test the correctness of your solution to part b) for

001 to 011 and 000 to 001

the following transitions:

OBLEM 3

This question requires you to complete a microprogram for the computer described on the next 5 pages. The answers must be copied into the place provided on this page below. The description of the computer includes

- e A incomplete microprogram,
- . A description of the microinstruction format,
- A finite state machine,
- a A block diagram, and
- An instruction set description in a hardware description language.

The attached description is meant to be complete, but you may need to read other sections of the microprogram to determine how the machine really works.

There are 15 blanks that must be filled in: 3 state numbers, 8 microinstructions, and 4 comments that must be written completely (microinstruction 8) or just finished (microinstructions 18,19, and 20). YOU MUST WRITE YOUR ANSWERS ON THIS PAGE. The blanks to be filled in are shown as _____, and the right hand column lists the number of blanks per line.

A. 5.10.	IND PEI	11116.	· ·	
State	Micro	Microinstruction	Comment	(Ab.Blanks)
	Addr.			

	AUDI.			
1	3	was profes	Loop if not ready	(1)
#KKERSS + ALE PARE + -	 8		1	(3)
*****	9			(2)
10	14	***	->OP=010:BRN	(1)
 2	18	***	DECODE:OP=	(2)
2	19		DECODE:OP=	(2)
********	20	RT,MBR,AC	->OP=:STOR	(2)
13	2 5	***	->OP=101:LOÅD	(1)
 6	3 2	Approximate the second	AC <- AC & M	(1)
		•		

TOTAL CORRECT: ___/15

		PAGE 8	
	MICRO ADDRESS	MICRO INSTRUCTION	COMMENT
TATE	lut no.	RT,MAR,PC	MAR + PC
F 0	ō	RT,PC+1	PC + PC+1
ă	ì	RT_MBR_M	MBR + M[MAR]
	4	THE TOTAL PROPERTY OF THE PARTY	LOOP IF NOT READY
9	Ā	RT, MAR, MSR	MAR + MBR DECODE OPCODE
. 2	0 2 3 4 5 6 7 8	TEST. MBR : 14> . 7	DECODE : OP #OXX
8	6	TEST MBR<13>.7	DECODE: OP-DOX
# **	7	08. 60 M. A.C.	 □ (2, 2) → (3, 2) → (3, 2) → (3, 2)
	8 .		
K	10 .	LOP, ASHR	→OP=OO1: ASHR
9	11	JMPZERO	•
9	iż	JMP.6	DECODE: OP-DIX
2	า้จิ	₹IEST,MBR<12>.3	→OP=OlO:BRN
10	14	1,98.60 Ac. (Los.)	-Ot -Ot 0: Dille
9 2 2 10 10	15	JMPZERO _RT.PC.MBR	+OP 011:JMP
33	16	JMPZERO	
11 2 2	17 18	**************************************	DECODE : OP
2	10		DECODE: OP-
	19 20	RT.MBR.AC	→OP = :STOR WRITE AC
<u> </u>	21	RT.M.MBR	LOOP UNTIL READY
4	22	TEST READY ,0	LOUP CHILL MEND.
4	23	JMPZERO JMP,5	
2	24 .	LANG MARKEN	-OP=101:LOAD
13	25	TEST , READY , O	LOOP UNTIL READY
4 4 2 13 13 5 5 2 14	26 27	OP.PASS.MBR	AC + M
5	28	i JMPZERO	DECODE: OP=11X
2	29	TEST_M3P<12>.5	+OP=110:And
14	30	RT,MBR.M TEST.PEADY,O	. LOOP UNTIL READY
14	31	000 NOV3 N	AC + AC & M
6	32	JMPZERO	
6 6 15	33 34	L->RT.MBR.M	+07-111:ADD
15	35 35	TEST, READY, O	LOOP UNTIL READY
7	36	OP.ADD.MBR	AC + AC + M
7	37	JMPZERO	

MICRO-INSTRUCTION FORMAT FOR

FOR VERY VERTICAL MICROPROGRAMMING

format.

microoperations

RT

	1 3	3
	O DES	SOR .
•	- 0: PC 1: MAR 2: MBR 3: M	0: PC 1: MAR 2: MBR 3: M

7: PC0

UPC + UPC + 1

DES - SOR

PC + PC+1 PC + D

OP

		-	
1	3	OPR	REG
	٠	O: PASS 1: AND 2: ADD	0: PC 1: MAR 2: MBR

6: COMP 7: ASHR 3: M 4: AC MPC + MPC + 1

AC + AC (OPR) REG

AC + AC AC + AC/2

UMP TEST

1	3	4
0	J/T	JADRS

O: JMPZERO

1: JMP.JADRS
2: TEST.MBR<15>
3: TEST.MBR<14>
4: TEST.MBR<13>
5: TEST.MBR<12>
6: TEST.READY

7: TEST, (AC<0)

JADRS = 2's complement number (+7...-8)


WPC + 0

MPC + MPC + JADRS


4f TEST true

then uPC+uPC+JADRS

else wPC+wPC+1



```
DIDL: "HIGH LEVEL DESCRIPTION OF SH-2 COMPUTER"
REPUTS SARITY;
DUTPUTS:
BEGISTERS MARKILLON, MBRK15:0>, PCK11:0>,
           AC<15:0>, M[0:4095]<15:0>;
         COMP I= 01
                       "OPERATION CODE ASSIGNMENT"
MACHOSI
         SHR 1# 1#
         BRN 88 2;
         JUMP IR BI
         STOR 1= 4;
         LOAD I= 5;
         AND ## 61
         ADD := 7;
            8# MBR<1110>;
                               "EFFECTIVE ADDRESS"
        INST := MBR<14:12>;
                                "CURRENT OF CODE"
END MACROS.
PETCH:
                    "INSTRUCTION FETCH PROCEDURE"
    MAR <- PC, PC <- PC + 1:
    MEXT
    KBR <- M(MAR);
END FETCH.
EXECUTE:
                *INSTRUCTION EXECUTION PROCEDURE*
    (INST # COMP) #> AC <- AC";
    (INST # SHR)
                        ₩>
                           AC <- AC<15>8AC<15:1>2
    (INST = BRN)&(ACCO) => PC <- X;
   (INST = JUMP)
                           PC <- X:
                        #>
   (INST * STOR)
                           MIX) <- AC:
                        æ>
   (INST = LOAD)
                           AC <- M[X];
                        #>
   (INST # AND)
                        *> AC <- AC & M(X);
    (INST # ADD)
                        m> AC <- AC + M[X];
END EXECUTE.
SANITY #> PC 4 0;
SANITY' => FETCH NEXT EXECUTE:
END.
```



The second second

PROBLEM 4
(pages 13-14)

a) (3 points). A processor-sensory cache consists of a tag store and data store. Each entry in the tag store contains several pieces of information. Complete the table below by entering in X, Y, and Z pieces of information generally contained in tag. Store entry and entering in A, B, C. D, E, F whether the corresponding piece of information is ALVAYS, SOMETIMES or NEVER present in the cache specified. Hint: one of the entries A,B,C, must be Never. one of the entries D,E,F must be Never.

Piece of Inform	ation Present in Wri Through Cache	Present in Direct Mapped Cache
	(A)	(D)
(Y)	(B)	Œ)
(2)	(C)	(F)

b) (7 points). A cache has the following characteristics: 32 KB,
4-way set associative, physical cache, line size (i.e., block size) of
16 bytes. We wish to use this cache in a 16 MB paged virtual memory
architecture that has 1 MB of physical memory. A TBL (Translation
Look aside Buffer) is to be provided. (If you speak DEC terminology
rather than IBM terminalogy, a TB is to be provided).

What is the minimum virtual memory page size necessary to allow accessing the TLB and the tag store of the processor-memory cache to be done concurrently?

Answer:

Please show all your work on the next page.

BZ REGIS REPORT CAR ALBOR THE CONTRACTOR CON

Page Was - at

April 1 April


025

230 - Togas in Progress in November

PROBLEM 5 (page 15)

Consider a DMA device controller that can move an arbitrary length byte string to or from main memory in a single command.

Suppose addressing of main memory by the CPU is done through a conventional page table. (Thereby a conventional virtual memory is supported). Discuss the tradeoffs inherent in the decision of whether the DMA device will move byte strings to or from specific real addresses or specific virtual addresses



PROBLEM 6

(pages 16-25)

Problem #6 (20 points)

You are to design a computer. It is:

- a) a very simple, Von Newmann machine
- b) fully synchronous, with single cycle memory
- c) 12 bits per word
- d) to be constructed of ONLY NAND gates, of arbitrary fam-in and fam-out.

You are to describe your design 'top-down'.

The complete instruction set is:

Instruction	Format	Semantics
Load A	00 A	AC - M[A]
Store A	A 10	M [A] ← AC
Add A	10 A	$AC \leftarrow AC + M[A]$
SKZ	William Market	If (AC=0) then skip next inst.

Note: Put all your answers only in the spaces provided.

Be neat!

		 4.40	
Your	Number:	 15	'.

A. Describe the computer in ISP:

	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	 	-

Your	wimper:	

B. Draw a register diagram of the computer:

		And the Control of th
•		
ł	•	
1		
ŧ	+	
1		
1	1	
1		j
1	1	•
ł	I	
1	!	
1	§	
t	i .	
1	i	
t	t .	
ł	i e	
1	1	
П		
П		•
1	<u> </u>	
į	į	
ı	i	
ł	F	
L		
1	i	
1	1	
ł	1	
1		
1		
1		
1		
1		
ł		
ł		
I		
Ł		
1		
1	1	
Ł		
1		
1		
ı		
ı		
ł		
Ł		
1		
t		
ı		
ŧ		
1		
ı		
1		
ı		
í		
ŧ		
ı		
(
٤		
ŧ		
ŧ		
Ŧ		
1		
1		•
ı		
1		

. Draw a state diagram of the computer:	

Your	Number:	•
	the second second	
		The state of the s

D. Draw a circuit of the ALU of the computer:

	i) Alu in terms of 'bit-slices':	
·		
	ii) Truth Table of a one-bit ALU slice:	

Your	Number:	
	*	


iii) Karnaugh Map of a one-bit ALU Slice:

Ì
,
-

iv) NAND GATE (only) circuit of ALU Bit Slice:

	·	
1		
1		
<u> </u>		;
ł		
		i
t		1
1		
1		
1		
1		
ł		
İ		
i		
i		
}		
ŀ		
}		
i		
f		
}		
•		
<u>{</u>		
<u>{</u>		
1		
1		
•		
1		
1		•
1		•
1		,
į		
 		
1		
Į.		
		•
ſ		• *

E. Given your state diagram and register diagram, show a complete circuit diagram of your control unit. You must identify and design all aspects of the control including the identification of the control register and its implementation in NAND gates. Carefully organize your work and employ and show all truth tables, K-maps, etc. as needed. Be organized and neat!



ii)	Control	Unit	Register	Diagram
			,	
				•
İ				

CCRICTOT	Cure	Truth	Table

Hardware Core Exam: Fall 1986

University of California HARDWARE PRELIM EXAM Fatt 1986

Your code r	number:	
72/25k	.	
	<u></u> :	

(15p)

General Instructions:

The exam lasts 3 hours = 180 minutes. Do all your work on these exam papers. Read the problem statements carefully.


If something seems unclear, state your assumptions; you should not need to ask questions. The indicated points give you an idea how long a problem should take (minutes).

1. Draw the complete state diagram of the following Mealy machine comprising a D-flip flop and a Toggle flip flop.

Label the transition arrows with the input/output values in the following style (see also problem 4 for an example):

input / output_for_this_input





ASE

2. A Moore machine has six flip flops, four input pins and nine observable signal outputs. Consider the complete state diagram of this machine and fill in the proper numbers below:


(If you want to indicate that the correct answer should be "exactly xx", fill in "xx" in the MIN field and in the MAX field.)

(10p)

	MIN	MAX
The number of states of this machine:	2 2	2 2
The number of transition arrows starting from any particular state (counting multiple coinciding arrows with proper multiplicity):		And the second s
The number of transition arrows ending up in a particular state:		
The number of different value patterns displayed on the output pins:		. 2

3. Match each circuit below with the one sentence that best describes it. (15p)Match Out 10 IN No see a pos. edge-triggered flip flops 1. Device to DETECT and REMEMBER the occurrence of a single input pulse. No -42 2. Up counter 3. Down counter 4. Serial shift register OUT 5. Parallel shift register 6. PULSE SHAPER: Outputs a single short pulse in response to the rising edge of an input pulse. 7- PULSE SHAPER: Outputs a single short pulse in response to the falling edge of an input pulse. NY SE 4- EDGE DETECTOR: Outputs a single short pulse in response to a change in the output (0 to 1) or (1 to 0). IN 9. Debounced switch 10. Exclusive - NOR 11. Clock or Oscillator 12. Clock with ON/OFF switch 13. Ring counter 14. Twisted (Moebius) Ring Counter 15. None of the above pos. sdge-triggered flip flops

4. Given the following reduced FSM,



(a) Select a good state encoding (include a brief description of your rationale!)


(10)

- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
- 0.01
-

(b) Develop the Boolean equations for the next state and output, assuming the state register is implemented with D flipflops.

(5)

(c) Program the following PLA template to implement the controller:



(5)

write down the minterms realized by each row


Design a clocked sequential network that outputs Z = 1 for every input sequence 5. ending in 0010 or 100,

> X = 110010010100101e.g.,


> > Z = 000101101001010

Draw a MINIMUM state state diagram for this recognizer assuming you are implementing it as a MEALY MACHINE. You may also assume that the inputs change with the clock edge.

(15 pts).



6. Two two-way streets meet at an intersection which is controlled by a traffic light. In the east, west, and south directions, the traffic lights are conventionally red, yellow, and green, but the lights facing north are augmented with green and yellow left turn arrows that may be OFF or illuminated.



You may assume:


- (1) You have as many programmable timers as you need. These can be loaded with a time constant and assert their output when they count down to zero.
- (2) The north facing lights cycle red (60 seconds) green arrow (20 seconds) yellow arrow (10 seconds) green (45 seconds) yellow (15 seconds) red (60 seconds).

Draw the state diagram, and explicitly list all inputs and output control signals needed for the complete traffic light system.

(25 pts).

Consider the following specification of a very simple CPU: 7.

Memory Interface:




Memory will assert WAIT immediately after the CPU has asserted READ or WRITE. Data will be valid on a READ or can be removed on a WRITE only after the WAIT signal is no longer asserted by the memory.

Instruction Format:

15 14 13

	15 14	13	O
	OP	ADDRESS	
00		<address></address>	AC := MEM[<addr>]</addr>
01		E <address></address>	MEM[<addr>] := AC</addr>
10		<address></address>	AC := AC + MEM[<addr>]</addr>
11	BKAN	ICH NEGATIVE <address></address>	IF AC<15> = 1 THEN PC := < ADDR >

Register Diagram:




The basic instruction sequencing is instruction fetch, instruction decode, and instruction execution.

List the necessary register transfer microoperations required within the datapath to implement the specified instruction set.

(20 pts).

8. Given the following state diagram:




Implement this controller using a hybrid jump counter approach. A jump counter implements the state register with a counter that can (i) count up, (ii) be loaded from a ROM, or (iii) be reset. You may assume that LOAD/CLEAR is synchronous to the clock and takes priority over the count signal.

Show the contents of your ROM and how you have wired up the COUNT, LOAD, and CLEAR signals on the diagram on the next page.

Also show how the output signals A, B, and C are generated. (15 pts).





9. The clock cycle (i.e., the microcycle) of a CPU datapath is usually constrained by the delays incurred in one of three critical paths. Your job in this problem is to identify (for each path) the critical sequence of events that must occur within one cycle. Also, for each path, discuss one element in the path with respect to minimizing its effect on the cycle time.

Path 1. (HINT: Use of virtual memory is often a factor)

(5)

Path 2. (HINT: The size of the scratchpad register file is a factor)

(5)

Path 3. (HINT: If the machine has few instructions, this is NOT a factor) (5)

10. Draw a "register-level" diagram of a cache memory system to support a high speed CPU. Show sufficient details so that it can be seen how each feature specified below can operate. You may assume that your components are random access static memories modules, bus multiplexors, tri-state bus drivers, ALUs, registers, and ordinary logic gates and flip-flops. Show explicitly the number of bits used in each block and justify your choice. (30 pts).

FEATURE/PARAMETER SPECIFICATION:

- Two-way set associative
- Write back
- FIFO replacement
- Two words/line
- 4K total words of data in the cache
- 16 bits/word
- 16 bit address bus (64K address space)

FALL	1986	
CORE	HARDWARE	EXAI

	?}06		164/10
	9	ŧ.	
			

General Instructions:

The exam lasts 3 hours = 180 minutes. Do all your work on these exam papers. Read the problem statements carefully.


If something seems unclear, state your assumptions; you should not need to ask questions. The indicated points give you an idea how long a problem should take (minutes).

1. Draw the complete state diagram of the following Mealy machine comprising a D-flip flop and a Toggle flip flop.

Label the transition arrows with the input/output values in the following style (see also problem 4 for an example):

input / output_for_this_input

(15p) 20



A Moore machine has six flip flops, four input pins and nine observable signal outputs. Consider the complete state diagram of this machine and fill in the 2. proper numbers below:


(If you want to indicate that the correct answer should be "exactly xx", fill in "xx" in the MIN field and in the MAX field.) (10p) 30


	MIN	MAX
The number of states of this machine:	X	2 1
The number of transition arrows starting from any particular state (counting multiple coinciding arrows with proper multiplicity):	24	4 2.
The number of transition arrows ending up in a particular state:	0	2.24
The number of different value patterns displayed on the output pins:	1	2 5


3. Match each circuit below with the one sentence that best describes it.


9 Page 3


34















- Device to DETECT and REMEMBER the occurrence of a single input pulse.
- 2. Up counter
- 3. Down counter
- 4. Serial shift register
- 5. Parallel shift register
- 4. PULSE SHAPER: Outputs a single short pulse in response to the rising edge of an input pulse.
- 7- PULSE SHAPER: Outputs a single short pulse in response to the falling edge of an input pulse.
- EDGE DETECTOR: Outputs a single short pulse in response to a change in the output (0 to 1) or (1 to 0).
- 9. Debounced switch
- 10. Exclusive NOR
- 11. Clock or Oscillator
- 12. Clock with ON/OFF switch
- 3. Ring counter
- \$4. Twisted (Moebius) Ring Counter
- hs. None of the above

Bravo!


4. Given the following reduced FSM.




47 (a) Select a good state encoding (include a brief description Qu (10)of your rationale!) Excoding DO **MBUDE** 0 0(D 0 01 DD most sig bit to distinguish **(1)** (2) Now try to make states that are connected by transitions differ by only one violate (2) - they differ by two

(b) Develop the Boolean equations for the next state and output, assuming the state register is implemented with D flipflops.

حو (5)



D2 = I 02 + I 00 + 05 00




20,000 20,00

D,	(Q)	م	
10,	00	<u>S</u> X	$a = \frac{1}{\sqrt{2}} = a$
•	00	激	42 11 40

00 0 X X 0UT = IQ2

(c) Program the following PLA template to implement the controller:

(5)



write down the minterms realized by each row

50

 Design a clocked sequential network that outputs Z = 1 for every input sequence ending in 0010 or 100,

e.g.,


X = 110010010100101

Z = 000101101001010

Draw a MINIMUM state state diagram for this recognizer assuming you are implementing it as a MEALY MACHINE. You may also assume that the inputs change with the clock edge.


inpuis chang د د ده در	e with me	Clock edge.	(15 pts).
communit 83	071	1011	L. (15 pts).
	5, <u>5,</u>	00	
0 5,	S3 S2	00	
/ S ₂	Su 52	00	
00 S ₃	S3 S5	00	· · · · · · · · · · · · · · · · · · ·
10 54	S ₃ S₂		
001 S5	S4/ S2	10	
	8		
		· '	. 46,
	0/0	·	0/0
start_s		(S ₁)	(5,)
	(5)	7	1/0 /
		11/0	7. \
	10	K	191
	()	2) 0/	2 (Sig)
	7.1	T M	199
	~()	7	5 4
	1/0		
	, -		1/0

6. Two two-way streets meet at an intersection which is controlled by a traffic light. In the east, west, and south directions, the traffic lights are conventionally red, yellow, and green, but the lights facing north are augmented with green and yellow left turn arrows that may be OFF or illuminated.




You may assume:

(1) You have as many programmable timers as you need. These can be loaded with a time constant and assert their output when they count down to zero.




(2) The north facing lights cycle red (60 seconds) - green arrow (20 seconds) - yellow arrow (10 seconds) - green (45 seconds) - yellow (15 seconds) - red (60 seconds).

Draw the state diagram, and explicitly list all inputs and output control signals needed for the complete traffic light system.



7. Consider the following specification of a very simple CPU:

Memory Interface:



Memory will assert WAIT immediately after the CPU has asserted READ or WRITE. Data will be valid on a READ or can be removed on a WRITE only after the WAIT signal is no longer asserted by the memory.


Instruction Format:

15 14	13		Suggestion of the	0.	
OP	OP ADDRESS				
		DRESS		AC := MEM[<addr></addr>	
STOR	E <ai< td=""><td>DDRESS</td><td>5></td><td>MEM[<addr>] := AC</addr></td></ai<>	DDRESS	5>	MEM[<addr>] := AC</addr>	

10 ADD <ADDRESS>11 BRANCH NEGATIVE <ADDRESS>

AC := AC + MEM[<ADDR>]
IF AC<15> = 1
THEN PC := <ADDR>

Register Diagram:



The basic instruction sequencing is instruction fetch, instruction decode, and instruction execution.

List the necessary register transfer microoperations required within the datapath to implement the specified instruction set.

OS (20 pts).

Fetch 1. PC -> Abus

Abus -> MAR

2. MAR -> Address bus

inc PC

Mem read

Data bus -> MBR

- remain in (2) curtil WAIT = B

Decode 3. MBR -> IR (M-bus)

- branch to next state based on MBR(15:14)

- branch to next state based on MBRK15:14

LOAD 4. IR <13:0> -> MAR (A-bus)

5. MAR -> Addressbus

Memread

Data bus -> MBR

- remain in (E) until WAIT= B

6. MBR -> ALU-B (M-bus)

PASS-B

ALU-> AC (R-bus)

-jump to 1 STORE 7. IREIS:0> -> MAR (Abus) AC -> ALU-A PRES A ALU -> MBR (R-bus)

B. MBR -> defabrs

MAR -> fidder bus

Mem write

remain in (B) usfil wart=0

ADD 9. IRXIB:0> - MAR (Abus)
10. MAR -> Addr bus
Mem read
Data bus -> MBR
-remain in (10) until WATT=8

11. MBR - ALU-B ALUOBOAC

AC - ALU-A Jumpto 1

(OVER)

Pranch

12.


if ACK15>=0 then jump to 1. if ACK15>=1 then jump to 13.

13.

IR<1310> -> PC (Abus)


page 11

8. Given the following state diagram:



Implement this controller using a hybrid jump counter approach. A jump counter implements the state register with a counter that can (i) count up, (ii) be loaded from a ROM, or (iii) be reset. You may assume that LOAD/CLEAR is synchronous to the clock and takes priority over the count signal.

Show the contents of your ROM and how you have wired up the COUNT, LOAD, and CLEAR signals on the diagram on the next page. 20 Also show how the output signals A, B, and C are generated. (15 pts).



rH

The clock cycle (i.e., the microcycle) of a CPU datapath is usually constrained by the delays incurred in one of three critical paths. Your job in this problem is to identify (for each path) the critical sequence of events that must occur within one cycle. Also, for each path, discuss one element in the path with respect to minimizing its effect on the cycle time. Path 1. (HINT: Use of virtual memory is often a factor) MAR -> VA to PA translation unit - Memory -> de UA to PA trans could cause several memory refs to access page tables. A cache of mappings (TLE) is used to reduce the need for extra memory references. If a processor- Hemory cache is also used, if the page size is smaller than that (# sets) (# bytes/line) then TLB + cache operations can't go in parallel (Phys Addr cache).

-> Make page size large enough for parallel lookup.

Path 2 (HINT: The size of the scratchpad register file is a factor) (5) scretchpad - bus - ALU - bus - scratchpad. seretch pad has long access time. Never try to do this complete cycle (scrpad > scrpad) Instead have a temp reg's at ALM output or inputs. The scratchped is used only to hold values needed across machine instruction boundaries. Transfers across machine instruction to t from scratchped can be in parallel with other operations (eg. ALK)

Path 3. (HINT: If the machine has few instructions, this is NOT a factor) (5)

The AROM can be sped-up if made smaller.

This is done by having only ustate information be encoded in it, and then have the AFC reg go through a second ROM (nano ROM) to generate the V control signals.



10. Draw a "register-level" diagram of a cache memory system to support a high speed CPU. Show sufficient details so that it can be seen how each feature specified below can operate. You may assume that your components are random access static memories modules, bus multiplexors, tri-state bus drivers, ALUs, registers, and ordinary logic gates and flip-flops. Show explicitly the number of bits used in each block and justify your choice. (30 pts).

FEATURE/PARAMETER SPECIFICATION:

horeithe bow a

- Two-way set associative
- Write back reads dixty Ext

Two words/line - Work size = 2 words

-4K total words of data in the cache

5 bits for tag. (total = 16)

✓ – 16 bits/word

- 16 bit address bus (64K address space)

cacle resaint valid bit : (3 valid entry?)

ore of dirty bit (boso this entry need to be written

per block to premay on repraeement?)

ore per a fifo bit (simple way to determine which to replace

on a wish to be easy to do in 2?-w:

set arms. tacke: there are only? possibility

knowled to substitute a set only?

you lo bit determine set of bit.

1 bit for word in line "with"?

1 bit for word in line "with"?

Done by ache outroller

Write

Word in code — write in black, set dirty but

white code — Write to code, set dirty but, set VALID but

Read

Word in cacle — passe it on to crit

who in cacle — passe it on to crit


who in cacle — passe it on to crit

and in cacle — of birth fit set, save black determined by FIFO but

not in cacle — of birth fit set, save black determined by FIFO but

Oned wentfore word in black determined by FIFO but

Oned wentfore word in black determined by FIFO but



Hardware Core Exam: Spring 1987

February 9, 1987

HARDWARE PRELIMINARY EXAM


ANSWER ALL 8 QUESTIONS

ALL QUESTIONS HAVE EQUAL CREDIT

If you think any question is ambiguous, please clearly indicate what assumption you are making to resolve the ambiguity.

YOUR	NUMBER	
YOUR	NOWDER	

QUESTION 1:




- a) What is the circuit drawn above?
- b) Name two distinguishing external features (advantages) of this circuit.
- c) What is the function of the gate labeled A ?
- d) What is the function of the gate labeled D?
- e) What is the function of the gate labeled E ?

Xoux.	Number	<u></u>	
X O U.K.	Mimper		


QUESTION 2:

A 6-way priority encoder produces at its output the three-bit code corresponding to the highest priority input that

asserted. The package (shown below), has eight input pins, three output pins to identify the highest priority asserted input and power, ground, and chip select pins. The package also provides two outputs X Y.



- a) What are the functions of these outputs X, Y
- b) Use two of these chips plus whatever minimal additional logic gate you need to design a circuit for a 16-way priority encoder.




Your Number

Assume that you have a bus-connected assembly of an adder and five registers as shown below. All registers are positive edge triggered, and registers I, A, B have tri-state output. All busses are 4 bits wide.

You want to add a number i (which you set with the toggle switches attached to the input register i) to the number b (which is already contained in register B) and then display the result on the LEDs attached to the output register O.

Specify a minimal sequence of appropriate operations for the control signals ci (-clock input) and oe (-output enable) by completing the timing diagram below. Assume that the input switches have already been set.



-/000 \$10 0/00 U

Your Number

QUESTION 4:

a)

Assume floating point numbers are represented in conventional normalized signed-magnitude format using n bits, where k bits are used, for the exponent. Assume the radix of the exponent if 2b and n-k-l is a multiple of b.

Let y be a number which cannot be represented exactly in the above scheme, and let x be the number obtained by rounding y to the nearest representable number. What is the maximum relative error due to roundings assuming 0 < x.y.

b) Consider a particular representable numbwer x, (x>0). If y is rounded to x and y > x, then $x = y - e_1$. Let E_1 be the maximum value that e_1 can have. If y is rounded to x and $y \le x$, then $x = y^{+e}2$. Let E_2 be the maximum value that e_2 can have. For most representable number x, E1/E2 = 1

bl) When is this not the case?

0-00010000

w/ 1/1/1/1/5


b2) What is the value of E_1 / E_2 for these cases ?

Your	Number		

QUESTION 5:


Implement a controller for the following state diagram using a counter with load, increment and reset lines as the main part.

Full credit will be given only to designs with minimal logic



Your Number	
-------------	--

The Data Path shown below is to be used as an 8-bit host machine for emulating an 8-bit processor. Assume A, MAR, and ALUO are 74 LS377 (see accompanying data sheet) which run off the same clock Note that the LOmicroorders are each tied to pin G of the corresponding part. Assume memory can operate in one cycle. Assume the cycle is long enough to allow propogation delays to complete.



Your job in this assignment is to write in the space provided below the minimal microprogram to complete the emulation of the three address ADD instruction. An example is shown below, i.e. the instruction starting at location 205 causes the contents of location 64 and the contents of location 128 to be added and the sum stored in location 32. Note that the first operand is the destination address. The opcode for a three-address ADD is OOllOOll. Operand addresses are specified by direct addressing.

Assume you are starting with PC containing 206 and the microprogram has jumped to your first microinstruction.

gadateo. Litoponia tempo.	
Michielanable, Rogather	
THE RESERVE OF A COMPANY AND A STREET OF THE	
FRANKSHARRE, R. CGOTARE CO. A. IMC PC	
GATE PK, LOPAR	
CHARGE AT UD, UBLANCE	,

MINIME - XEAD

SHATE LALUES GATER, OF HEW ERMORE

	Ü	C		I	0	٥	1	•	1	205
	0	0	1	0		٥	0	6		206
l	0	1	0	0	0	٥	0	0		207
ĺ	١	ð	0	0	0	o	4	0	7	208


/	10-PC	INC. PC	CATE_PC	4.02	×	ALU-ADD	LD_ALUO	GATE ALUO	GATE-Y	6476_2 se se se se se se se se se se se se se	of 14	R/w	20 mag	Comments
			······································											
							- 14.1 VIV. 2014 L FT 8.118						***	
***************************************		_												

and the second second second second														
					,									
					***************************************			:					<u> </u>	

Your Number

QUESTION 7:

a) Consider a collection of 3 I/O devices and their associated controllers as shown in the picture below. There is a single interrupt line, I, that is input to the UPU.



Assuming that we want the priority of device 3 higher than device 2 which is in turn higher than device 1, suggest a simple way to achieve this effect without resorting to any polling techniques.

b) Consider an I/O device which is a"buffered disk", i.e. it is a conventional magnetic disk with a controller that has X bytes of RAM local to the controller which can be used as a cache for disk blocks.

	•		:
1			
\ \	1		
	and the contract of the second of the contract of ${\bf 3}$	Your Number	***************************************

c) What would be reasonable cache management policy and why?

× 0.00

d) Discuss the relative merits of putting X bytes of memory in the buffered disk versus adding the same amount of memory to that available to a CPU managed buffer pool.

QUESTION 8:

17. MUL 2

18. DIV 2

Your Number

The IAS Machine created by Von Neumann had the following instruction set (This has been simplified a bit).

M [0:4095] (0:39), AC (0:39), Q (0:39)

1. LOAD	AC - M [x]	x is the	address field
* * * *******	- "		
2. LOAD NEG	AC ←- H [x]		
3. LOAD ABS	AC = (M [x]	Absolute	Value
4. LOAD NEG ABS	$AC \leftarrow - H \{x\} $	Negative	absolute value
5. ADD	$AC \leftarrow AC + M (x)$		
6. SUB	AC <- AC - M (x)		
7. ADD ABS	AC - AC + M [x]		
8. SUB ABS	$AC \leftarrow AC - M[x] $		
9. LOAD Q	Q ← M[x]		
10. XFER Q	AC C Q		
11. MULT	AC:Q C AC *M[x]		
12. DIV	$Q \leftarrow AC/M[x]$ AC		remainder (AC,M[x])
13, BRANCH	PC ← X		
14, BRANCH O	If AC ≥ O then PC <	 x	
15. STORE	$M[x] \leftarrow AC$		
16. STORE IN ADDRESS	M[x] (0:11)	AC (0:11)	

AC *2

AC/2

AC

AC

€—

Your Number

A	IDD RESS	OPCODE /	phyde b//	7
.				5.
a) I	From this descrip	tion, which numbe	er representation would	I
	suspect is used			
•	(a) Sign	and Magnitude		
	(b) 1's C		Mary 19	
	(c) 2's C	omplement		
				**
b)			it was lacking in feat:	
b1)	What is the p	urpose of instru	ction 167 (Store in 🗪	dress)
b2)	What addition t	o the IAS Machin	e would make this inst	ruction unnecessary?

Why?

Page 1	4 0	£	1	4
--------	-----	---	---	---

Your	Number	**************************************
------	--------	--

b4) Define that instruction in the hardware description language below: Hardware Core Exam: Fall 1987

HARDWARE PRELIM EXAM, FALL 1987

- Please sign your name in the sign-up sheet before you take the exam.
- Please write your identification number on every sheet. If you attach additional sheets, please write down your I.D. number, problem number, and page number.
- Please answer all questions. Look over all the questions before starting. Questions 2, 3, 8, and 9 carry more weight than others. The approximate time to answer the questions is given.
- If you get bogged down, go to another question. Always do the ones you know how to solve first, then go back and work on the others.
- If you do not understand any part of the question, interpret it the best way you can. State your interpretation and any assumptions you may make.
- If you feel additional assumptions are necessary, keep them simple and straightforward.

GOOD LUCK!


Problem 1 15 minutes


ŧ

I.	D.	#	
----	----	---	--

Using D FF's and asserted gates, design a sequential comparator that is to determine which of the two n-bit positive numbers, X and Y, is larger. (Assume FF's are clocked).

Obtain a scale-of-seven up counter, as shown in the following state diagram, using D FFs and PLA, Assume that this counter is tied to a seven segment display device. You don't have to simplify the PLA.






Design a general purpose register using 3 clocked T FF's for the following functions (using NAND gates).

Control	Signal		Function
S	****	Set A.B.C to 1's;	111 → ABC
D		Decrement by one binary	ABC - 1 → ABC
L		left shift end around by one position	ABC → BCA
W		Transfer (write) the states of input lines a.b.c. into A.B.C.	a → A; b → B c → C

- a. Derive the input (excitation) equation for each FF. b. Test your design for cases:
 - i. ABC = 111
 - \ddot{u} . ABC = 101

Sketch in the timing diagram below the logic values of the signals at points A and B in the given circuit. Assume that the circuit is already in a steady state (you need to figure out what it is). At time T, the switch is moved from position UP to position DOWN.



Pr	oblem:	5
10	minut	44

LD.	*	 	 	

Given a Mealy machine with 5 inputs, 6 state-flipflops, and 12 outputs. Assuming suitable internal wiring of the machine, a) what is the maximum possible number of different output patterns that this machine can produce?
b) what is the maximum number of transition arrows that calleave a single state ?
c) what is the minimum number of transition arrows that can end in a single state ?

Problem 6 10 minutes	I.D. #
of physical memory. We wish to design a 2-wa	A, and byte addressing. It is to be used with 8 MB sy set associative write-through virtual cache. Line Store is to be indexed with 9 bits from the address.
* The Tag Store must be, therefore:	
512 x	bita
Specify in the space below the fields comprising field.	g one of those 512 entries. Specify the size of each
	en en en en en en en en en en en en en e
Assume a fifo line replacement policy. Specify	below the number of bits required to accomodate d an algorithm for what to do on Access and on
Bit Pattern	Interpretation

On Access:

On Replacement:

F	,te	oblem	7
1	5	minu	tes

I.D. 3	ø	
--------	---	--

Many machines represent integers with three different types: 2's complement, floating point, and BCD. In the space below, show the representations of the decimal number 125. (Assume 2's complement is 32 bits; floating point is 32 bits, signed-magnitude, exponent field is 8 bits, excess-128 code, radix + 2.)

	X	
	O.H.Thologic operation	
]	A	;

2's complement

floating point

BCD

Each of the three data types has its own advantages/disadvantages. In the space below, succinctly state advantages/disadvantages of each. Include an application for each.

	2's complement	floating point	BCD
Adv.			
DisAdv.			MANAGEMENT AND AND AND AND AND AND AND AND AND AND
Appl.			

COMPARING INSTRUCTION SETS

Your task is to compare the memory efficiency of four different styles of instruction sets for two code sequences

The styles are:

Stack

Accumulator Memory-Memory The source/destination operand must be the accumulator and the other operand is in memory.

The operands are in memory, and the instructions have three operands per instruction.

All operations occur on top of the stack; data must be placed onto the stack before an arithmetic

operation. (This is the traditional stack instruction set; no fancy operations please.)

All operations occur in registers; data must be placed into a register before an arithmetic operation." Lond-Store Reg-Reg

Memory is accessed only through loads and stores, but register-to-register instructions have three

operands per instruction. Assume there are 16 general purpose registers.

To measure memory efficiency, make the following assumptions:

All opcodes of all four instruction sets are the same size: I byte (8 bits)

- All memory addresses (when necessary) of all four instruction sets are the same size: 2 bytes (16 bits)
- All register specifiers (when necessary) of all four instruction sets are the same size: 0.5 byte (4 bits)
- All data operands (when necessary) of all four instruction sets are the same size: 4 bytes (32 bits)


To calculate data memory traffic, assume the stack has two top-of-stack registers, but there is no other optimization that will reduce data memory traffic beyond what is already in the four instruction sets.

Inventing your own assembly language mnemonics (which is part of the question), write the equivalent assembly language code for this high-level language specification for both sequences. Assume that all the operands-A, B, C, D-are in memory. Write the best code for each case.

(a) A := B + C;

	ella Albei	A 10
1,50	Aller Marie III	17.1 Acres
i Alt	1 6	
	RE A	
1, 1000	34 - P. J.	/

Mem	or	y -	M	e	mor	,	
Zeyea.	ř.	,	ķ.		ŧ.		



`	0 10	.()	8 .	<u>.</u>	ř.	
	4,5-6,5	120	37.7	. '	ć.,	
	453		f_{i}	ž. 3	2 :	(1)
		5 J.	Ç.,	ϕ_{-}	·e.	P.

Instruction bytes fetched Mem Data bytes fetched_____ Which is most efficient statically (code only)?___

Instruction bytes fetched Mem Data bytes fetched

Memory-Memory


Instruction bytes fetched Mem Data bytes fetched Which is most efficient dynamically (code+data)?_

Instruction bytes fetched_ Mem Data bytes fetched

(b) A := B + C; B := A_+ C; D := A - B;

Accumulator LONG RES. B party of the Gross ACLA 7555 C Charre Flace Landing Barre SMORE P SURVEY A COURT

l+ - A	· , ·	



Ford-Store McS-McZ
6045 RE18
1.00 to 62 5
AND PERFORM
ATTO A DE LA PORTE
209 Ray 18 5 62.
growers Other
WYO K E POP D
Frank & R. (R)

Instruction bytes fetched Mem Data bytes fetched_ Which is most efficient statically (code only)?_

Instruction bytes fetched Mem Data bytes fetched_

Instruction bytes fetched. Mcm Data bytes fetched 24 Which is most efficient dynamically (code+data)?_

Instruction bytes fetched. Mem Data bytes fetched

Pro	oblem	٥
50	minu	Led

I.D. 🎓 _____

Given only two component types:

a. 2-input NAND gates, b. tri-state bus drivers,

but as many as you like, show a hardware design for a 32-Bit Processor with the following instruction set:

add (x): $AC \leftarrow AC + m(x)$ stor (x): $m(x) \leftarrow AC$ branch (x): IF AC < O THEN $PC \leftarrow X$.

A large part of your score for this problem will depend upon your organization and neatness in presenting a solution. Use hierarchical descriptions. Use good engineering design practice in your decisions. If an assumption is needed, make the almplest assumption and state clearly what it is.

AGAIN: BE WELL ORGANIZED AND NEATI

Using D FF's and assorted gates, design a sequential comparator that is to determine which of the two n-hit positive numbers, X and Y, is larger. (Assume FF's are clocked).

How with a significant of the si

Henry X: - Y: You continue give P = 0

Henry X: > Y: -1 =) 14 = /Fis cut

dvor vice versa)

093 remains cet vivu

if 0 f (f has enable ingut) set 0 to it.

Note: glitch by garing clock does not cause vac p


|


18/20

ID. #45


Problem 2 20 minutes

Obtain a scale-of-seven up counter, as shown in the following state diagram, using D FFs and PLA, Assume that this counter is tied to a seven segment display device. You don't have to simplify the PLA.






Problem 2, page 2



				₽ L &				
Q 0, Q .		<u> </u>		<u> </u>	Ç-	£_	<u></u>	
500	4	4	1	0	1	1	1	•
001	Ö	0	•	٥	Ø	f	O	
010	١	0	1	ł	1	Ø	•	
011	١	0	1	ı	Ó	ŧ	i	
100	O	1	1	ł	0	ļ	Ö	
lot	1	1	O	1	O	ı	١	
011	١	•	0	7	ì	ŧ	}	

etc.... -> see PLA ->mo-/ possos



* ·

Design a general purpose register using 3 clocked T FF's for the following functions (using NAND gates).

Control Sign	a)	Fanction
S	Set A.B.C to 1's;	111 → ABC
D	Decrement by one binary	ABC - 1 → ABC
L	left shift end around by one position	ABC → BCA
W	Transfer (write) the states of input lines a,b,c, into A,B,C.	a → A; b → B c → C



a. Derive the input (excitation) equation for each FF. b. Test your design for cases:


i.	ABC =	111

i. ABC = 111 ii. ABC = 101	l mart	e, Q,	T. T. T.	0,000 11 10
0 0 0 0 0 0 0 0 0	400	1 1	1 1 1 1 0 0 1	0 1 0 0 0 7 = 0, 0.
010000	00	0-0-0	0 1 1 0 1 1 0 0 1	1001
TT = = = = = = = = = = = = = = = = = =	P 0.6	20		7-1


		Τ,	= '	בס מ <u>י</u>			y	
	Q,		<u> </u>	∵ >		<i>/</i>	75	
		01 1	48		0		15	1
		11 4			0		1	
Sor	_	(0)	10		101		1	10
		て __ _	L	Q .	Τ.	۵		

Problem 5, page :

هرما



, مر



$$T_{2} = \overline{DQ_{1}Q_{2}} + LQ_{1} + (a+S) \oplus Q_{2}$$

$$T_{1} = \overline{DQ_{0}} + Q_{0}L + (b+S) \oplus Q_{1}$$

$$T_{2} = \overline{DQ_{0}} + Q_{0}L + (b+S) \oplus Q_{1}$$

To = D + Q2L + (c+S)000

where \$ = \$0 - = ==


where & Do- = (Do-Do

- next page


Problem 3, page 3

101 = 29A

Problem 4 15 minutes



Sketch in the timing diagram below the logic values of the signals at points A and B in the given circuit. Assume that the circuit is already in a steady state (you need to figure out what it is). At time T, the switch is moved from position UP to position DOWN.



10/10

LD.	#	<u>\</u> 5
-----	---	------------

Problem 8 10 minstes

Given a Mealy machine with 5 inputs, 6 state-flipflops, and 12 outputs.
Assuming suitable internal wiring of the machine.
a) what is the maximum possible number of different output
patterns that this machine can produce? z^{r} , $z^{s} = z''$
b) what is the maximum number of transition arrows that can
leave a single state?
c) what is the minimum number of transition arrows that can
end in a single state?

Problem 6 10 minutes An Instruction Set Architecture has a 32 bit VA, and byte addressing. It is to be used with 8 MB of physical memory. We wish to design a 2-way set associative write-through (irtual) eache. Line size (also called block size) is 8 bytes. The Tag Store is to be indexed with 9 bits from the address. 3 Z O * The Tag Store must be, therefore: 512 x _4 2= bico + Ryl. Le byte in <u>د</u> سر Specify in the space below the fields comprising one of those 512 entries. Specify the size of each WAR DE LATE fay bits (no dirty but - write through) Assume a 8fo line replacement policy. Specify below the number of bits required to accommodate that policy, what each bit pattern means, and an algorithm for what to do on Access and on Replacement. Interpretation Bit Pattern. have one bit that pothawise is ne is Sch if the lung in the life (women and some) was the gings in On Replacement: if FIFO = 1 then toplace

data on the light of incoming data

if FIFO = 0 then replace

fata on right of incoming data

FIFO < 1. On Access: Acuss is not effected I asame (non is the FIFO Lile

Affected by rocuss)

scuss uses

102

4444

Problem 7

		39
"LD.	#	

Many machines represent integers with three different types: 2's complement, floating point, and BCD. In the space below, show the representations of the decimal number 125. (Assume 2's complement is 32 bits; floating point is 32 bits, signed-magnitude, exponent field is 8 bits, excess-128 code, radix + 2.)

14

		•
C 2-109 OILLION SINGS	S & Carop Page 67 to 1 S Carop Page 67 to 1 Carop Page 67 to 1	०००००००००००००००।

2's complement

floating point

BCD

. Illio +27

Each of the three data types has its own advantages/disadvantages. In the space below, succinctly state advantages/disadvantages of each. Include an application for each.

	2's complement	Souting point	BCD
Adv.	Erising raphy to the for the formation to the standard to the first the sound to	Represents torse numbers by the Amost 20 Dold smill these, do the 2 728 Like scientific return Easin multipu	Maps mently cuto deciment for straight Arminal composition plassistics composition plassistics compagness to allow temps of form
DisAdv.	Size limit of numbers to -2" up to 2"-1 only steppes or fixed f	complex notation nechanisms unwith	10 TH Sport western
Appl.	constant stance integers for yet excel (e. s. stone s. ftms)	Any Cour Nathing 19/51/17 Tell FF 18/15/1/17 Tell FF 18/15/18/19/18/19/19/19/19/19/19/19/19/19/19/19/19/19/	Business were where Egict to time Is heard Driver is heard Back gottune

Grading of problem 8 (25 possil) ID somber 15



Since this is a PhD exam for a core area, the grading is based on the seriousness of the implications of the mistakes rather than just getting points for filling in the blanks with the correct numbers and no points for incorrect numbers.

Deta traffic was considered correct if you consistently included the writes in your count or if you consistently only counted the reads. Optimized code sequences were allowed ("D:=-C") but not necessary, unless the lack of "optimization" showed a misunderstanding of the architecture.

Worst mistakes (for they simplified the question)

Lose 10 points:

- Not understanding what data memory traffic is. A few broke the size into bytes of opcode and bytes of addressing. This mistake also simplified the question.
- Counted instructions rather than bytes of instructions (for this mistake significantly simplified the question).

Most serious mistakes (for they suggest major misunderstandings about hardware or instruction sets)

Lose 8 polisis:

3. Not realizing you have to use a STORE to get data from the CPU to memory in a single accumulator machine or register-register machine or a POP in a stack machine.

4. Not realizing that an instruction set can have variable length instructions (e.g., thinking that in a accumulator instruction set both "LOAD A" and "NEG" take 3 bytes).

Next most serious mistakes:

Lose 6 points:

- 5. Not realizing that the accumulator is an implied operand (e.g., thinking that you must say "ADD A.Acc").
- Not knowing that data transfer on a stack architecture (PUSH/POP) changes the stack contents.
- 7. (Apparently) Not knowing assembly language.
- 8. (Apparently) Not knowing the difference between a bit and a byte.

Serious mistaker:

Lose 4 points:

- Rounding up instructions to a multiple of 8 bits (computers have been built with instruction sizes that can be an odd number of bits)
- Using LOAD and STORE rather than PUSH and POP with a stack architecture.
- 11. Always using just 2 addresses in the Load-Store Reg-Reg architecture even though the question says that this is a three address machine.
- 12. Forgetting that the two top-of-stack registers in a stack architecture prevent extra memory accesses.
- 13. Ending up with a error in code size or data memory traffic count for which I had no possible explanation.

Medium mistakes: Lose 3 points:

- 14. Not leaving the stack empty after a sequence of instructions(e.g. not ending with a POP).
- 15. Forgetting that data that is still in the accumulator after a STORE and does not have to be refetched with a LOAD.
- 16. Getting fancy with duplicates in the stack case and resulting in extra data memory traffic because it exceeds the 2 TOS registers.
- 17. Mismderstanding (miscounting?) the number of data words transferred for a code sequence in an architecture.

Small mistakes: Lose 2 points:

- 18. Calculated "C:=B-A" rather than "C:=A-B". (OK if you mentioned you had a reverse subtract and used some other symbol than "SUB".)
- 19. Consistently writing the number of data words rather than data bytes (since this may affect your conclusion on which was most efficient).
- 20. Sometimes using just 2 addresses in the Load-Store Reg-Reg architecture even though the question says that this is a three address machine.

Minor mistakes: Lose I point:

- 21. Consistently assuming data was 2 bytes rather than 4 bytes (as stated in the question).
- 22. When they are easy for me to determine from the information on the exam, simple mistakes in counting the number of bytes in a code sequence were considered minor.
- 23. Forgetting an obvious instruction in a code sequence (e.g., a "STORE R3,A" when had "STORE R2,B").

Problem 8		LD. 4	*** = = = = = + + + + + + + + + + + + +
25 miantes			
	COMPARING	INSTRUCTION SETS	
Your task is to compare \$ The styles are:		ferent styles of instruction sets for two	
Accemulator	The source/destination operand	must be the accumulator and the other	operand is in memory.
Memory-Memory	The operands are in memory, a	nd the instructions have three operands the stack; data must be placed onto the	s per marucusu. - stack before so withmetic
Sinck	operation (This is the tradition	al mack instruction set; no fancy open	(nons please.)
Load-Store Reg-Reg	All coverations occur in register	T: data must be placed into a register i	efore an arthmetic operation.
	Memory is accessed only throu	igh loads and stores, but register-to-reg	JENES BEST OF OCRUS WEAR WHICE
	oberano: ber appracion vans	ne there are 16 general purpose registe	water and or there of the
To measure memory effic	iency, make the following assur	mptions	an open and white
	- 41 - 60 - 1 - 1		is included
- All memory ad	idresses (when necessary) of all selfiers (when necessary) of all	I four instruction sets are the same si I four instruction sets are the same s	zd: 0.5 byte (4 bits)
- All data operat	eds (when necessary) of all four	r instruction sets are the same size: 4	peter (32 bits)
		/ /i	<i>l</i> , /
To eniculate data me	mory traffic, assume the	stack has two top-of-stack regis Nic beyond what is already in	the four instruction sets.
•		, , , , , ,	
Inventing your own asser	nbly language mnemonics (which	h is part of the goestion), write the equ	iivalent assembly language code
for this high-level langua the best code for each cas	ge specification for both sequen	es. Assume that all the operarids—A,	s,c, b—ere in memory. With
(a) A := B + C;	· · · · · · · · · · · · · · · · · · ·	/	,
		Stack	Load Store Reg-Reg
Accumulator	Memory-Memory	PUSH B (TW-B)	1000 B, Q4: (450) -> 44
1000 B (ACM		PUSH C (mc)	
STOFE A (F -		NDD (401 # 7 #11 L)	
3.01. / 11.		PD F A	STORE RE, A
			(43-7-12)
tananaina kana faraka	19 Instruction bytes feach	ed 7 Instruction bytes fetched	Instruction bytes feached 13
Instruction bytes fetcher Mem Data bytes fetcher	3 X - A WICH DAMES DAMES SCHOOL	ed R Mem Data bytes fetched	80 Mem Data bytes fetched 8 " 7
Which is most efficient	statically (code only)?	Which is most efficient dyna	mically (code+data)? Me
(b) A := B + (C; B := A + C; D	:= A - B, c. keyt s	ode (Opt. Comics) - I say
	LA SE LOSO A	Sisck	<u> </u>
Accumulator	Memory-Memory	D PULM D	Load-Store Reg-Reg OK
1 400 0	ADD B, C, A	PUSH &	1-0A 0 C , EZ
STONE A	APD A.C.B	POP A - MAN	ADO AI, 62, 63
400 C	SUB A, B, D	PUSA A	STORE 45. A
STORE B		605 C	400 42,45, 24 46 20
LOAD A		90 f B	. Store et, B = A+C
Store P		PUM A	STORE AT. D
5	1 1		E I TODATE E E

Instruction bytes fetched 24 / Instruction bytes fetched 21 | Instruction bytes fetched 30 | Instruction bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 24 | Mem Data bytes fetched 25 | Which is most efficient statically (code only)? | Mem Data bytes fetched 25 | Which is most efficient dynamically (code+data)? | Mem Data bytes fetched 25 | Which is most efficient dynamically (code+data)? | Mem Data bytes fetched 25 | Which is most efficient dynamically (code+data)? | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data bytes fetched 25 | Mem Data by

ID. # 45 A

Problem 9 50 minutes

Given only two component types:

a. 2-input NAND gates, b. tri-state best drivers.

but as many as you like, show a hardware design for a 32-Bit Processor with the following instruction set:

add (x): $AC \leftarrow AC + m(x)$ stor (x): $m(x) \leftarrow AC$ branch (x): IF AC < O THEN $PC \leftarrow X$.

A large part of your score for this problem will depend upon your organization and neatness in presenting a solution. Use hierarchical descriptions. Use good engineering design practice in your decisions. If an assumption is needed, make the simplest assumption and state clearly what it is.

AGAIN: BE WELL ORGANIZED AND NEAT!

Ofcode Table:

ADO - OO

STOR - OI

BRANCE 1 O

· In Anction Farmer :

Assumption: New, can be feeched in a crycle

Orners page is the high level Diagram. of E-Unit

The following page is Flow Chart (Diagnose)


Components de sign des un nevot 2 pages etc...


Top Power Rosign:
Reg Diagram + State Diagram


wing only NANO grass

25 LD. Ø Problem 9, page 3 Flowchart sanity 76 - 96+1 IN = W[CAB) / Devode IR Con't lood It & Broad on book Value on Clock Oe: by 01 00 EABELLECET [ac] DI & M [END M[FAB] + AC **₹**0 40 1 PC = (2 (19.0) ALU EAC

whose ASS.







Hardware Core Exam: Spring 1988


HARDWARE PRELIM EXAM, SPRING 1988

- * Please sign your name in the sign-up sheet before you take the exam.
- * Please write your identification number on every sheet. If you attach additional sheets, please write down your I.D. number, problem number and page number.
- * Please answer all questions. Look over all the questions before starting.

 (The approximate time to answer the questions is given.) Questions I
 thru 6 count the same value, with question 7 counting as two questions.
- * If you get bogged down, go to another question. Always do the ones you know how to solve first, then go back and work on the others.
- * If you do not understand any part of the question, interpret it the best way you can. State your interpretation and any assumptions you may make with your answer.
- * If you feel additional assumptions are necessary, keep them simple and straightforward.


G-0-0-D L-U-C-K!!!!!

ID#		



MAX and MIN are constants stored in Reg B (positions 0 and 1).

Design a controller (with complete definition of eventual rom or pla contents). which executes following function on the above data path. The function has to be performed continuously: a new execution starts at the completion of the previous one:



The status signal Sign (sign bit of the 2'complement output of the adder/subtractor) is available as an input to the controller.

ID#	
	

Following control signals are available to determine the operation of the data path (active high):

Load A: Load value of IOBUS in Reg A

Read A: Read value of Reg A

Zero A, Zero B: Connect Reg (A,B) to adder of 1, else inject 0.

Read B: Read value of MAX of 1, else

Read value of MIN


ADD/SUB: Add (A+B) of high, else subtract (A-B)

Enable: Enable Buffer Output, else tristate

High-level Design of a State Machine

Construct a synchronous Moore machine with two inputs A and B, and with two outputs X and Y. The machine accepts synchronously with the clock data on the two input lines. The output X is at a logical 1 when the data on the two inputs has been the same (A=B) for three or more consecutive clock cycles; otherwise it is at logical O. Output Y is at logical 1 when the data on the two inputs has been exact complements for three or more cycles.

- A) Give a block diagram of an implementation of such machine using MSI components: Registers, Counters, Flip-flops, Decoders, Multiplexers, Adders, Comparators, etc. Choose a straight-forward approach; no need to go into any details.
- B) Draw a minimum state diagram as a formal problem description for the above machine. Clearly indicate the significance of each state and where the outputs come from.




ID#

You are to design an asynchronous building block component for a hardware stack. The reusable component implements a single element of the stack. On PUSH, it reads data from the cell on its right and passes its current data to the cell on its left. POP moves data in the opposite direction.


By asynchronous, we mean that each element may have its own internal clock, but that the system as a whole has no global clock. Further, PUSH and POP signals cannot be distributed globally.

- Draw a black box diagram of the basic element, indicating all data and control signals it needs.
- 2) Sketch the state diagram from implementing the PUSH function.
- 3) Show a timing diagram for typical PUSH operations.
- 4) Describe how you would deal with an empty stack (underflow) or a full stack (overflow).

Given following circuit:



- A. What is the function of the above circuit?
- 8. Sketch the output waveform for following clock and In signals: Suppose that the delay of all logic elements is identical and equal to one time unit. Assume Out is initially low.




C. Explain the abnormal behavior of the circuit.
How can this be avoided?
Redesign the circuit so that these effects disappear.

ID#

INTEGER ARITHMETIC

A) What is the key difference between restoring and non-restoring division?

Given this portion of a simple data path and assuming non-negative operands:



- B) Is Restoring or Non-Restoring faster?
- C) Give an equation showing how much faster it is. State your assumptions.

ID#		
***************************************	Tribumb .	

MICROPROGRAMMING

A) What is the key reason for using a two level control store?

B) Suppose you are building a microprogrammed computer and the only memory chips available are 4096 word by 1 bit chips. A trial one level design requires 4096 by 100 bits (100 chips). Given this situation, in what circumstances (if any) would a two-level control store design be superior?

* ** 1	1
ID#	
# 07	

Given only two component types:

- A. 2-input NOR gates.
- B. tri-state bus drivers,

but as many as you like. show a hardware design for a 32-Bit Processor with following instruction set:

sub (x): AC \leftarrow AC - m(x)


stor (x) m(x) ← AC

branch (x): IF AC≥ O THEÑ PC ← X.

A large part of your score for this problem will depend upon your organization and neatness in presenting a solution. Use hierarchical descriptions. Use good engineering design practice in your decisions. If an assumption is needed, make the simplest assumption and state clearly what it is.


AGAIN: BE WELL ORGANIZED AND NEAT!

ť ~



MAX and MIN are constants stored in Reg B (positions 0 and 1).

Design a controller (with complete definition of eventual rom or pla contents), which executes following function on the above data path. The function has to be performed continuously: a new execution starts at the completion of the previous one:



The status signal Sign (sign bit of the 2'complement output of the adder/subtractor) is available as an input to the controller.

Following control signals are available to determine the operation of the data path (active high):

Load A: Load value of IOBUS in Reg A

Read A: Read value of Reg A

Zero A, Zero B: Connect Reg (A,B) to adder of 1, else inject O.

Read B: Read value of MAX of 1, else : \

Read value of MIN : 0

ADD/SUB: Add (A+B) of high, else subtract (A-B)

Enable: Enable Buffer Output, else tristate

Dissure Ioans in driven with new known only when load = 1.

STERE DIAG

REGIE

Q: Read A

OO (To)

A - Min

OI (Ti)

A - Min


France

Fran

Problem 1 30 Minutes

Timey Control

14 - m. -



	Rom	てし	.La	14.	d Hech							
	0,0.			N.	N.	Locala	RandA	2000A	Zero B	Berto,	100'cia	ياؤستى
la	00			0	\		0	C	0	0	<u></u>	9
Min	0 1	,	X	١	6	0	l	١	1	0	0	0
13 W.		0	0	l		O		1		1	0	0
Ac w.	\	0		ō	0	0	0	0		0	1	\
pr - 1			0	0	0	0	0	0	ļ		, management	
3- Zo		1		0	Ó	0	1	1	0	0		
												The section of the section
									,	1		
							124		; l	1		

ID

High-level Design of a State Machine

Construct a synchronous Moore machine with two inputs A and B, and with two outputs X and Y. The machine accepts synchronously with the clock data on the two input lines. The output X is at a logical 1 when the data on the two inputs has been the same (A=B) for three or more consecutive clock cycles; otherwise it is at logical 0. Output Y is at logical 1 when the data on the two inputs has been exact complements for three or more cycles.

- A) Give a block diagram of an implementation of such machine using MSI

 components: Registers, Counters, Flip-flops, Decoders, Multiplexers,

 Adders, Comparators, etc. Choose a straight-forward approach; no need to go into any details.
- B) Draw a minimum state diagram as a formal problem description for the above machine. Clearly indicate the significance of each state and where the outputs come from.

A) straight forward, no FSM per se, just a shift register

A 3 bit shift-right agistin

A 5V-enote Qe Gi Go

Very

Good!


13) this is a different design; implementing this would obvious the shift register:

x means either o or 1

eg the state named
$$(x0)$$
 means $Q_{z}=0$ or 1 $(20nt)$ care)
$$Q_{0}=0 \implies A_{t-1} \neq B_{t-1}$$

$$Q_{0}=1 \implies A_{t}=B_{t}$$

$$X \text{ output } y \in A_{t}u.t$$



High-level Design of a State Machine

Construct a synchronous Moore machine with two inputs A and B, and with two outputs X and Y. The machine accepts synchronously with the clock data on the two input lines. The output X is at a logical 1 when the data on the two inputs has been the same (A=B) for three or more consecutive clock cycles; otherwise it is at logical D. Output Y is at logical 1 when the data on the two inputs has been exact complements for three or more cycles.

- A) Give a block diagram of an implementation of such machine using MSI components: Registers, Counters, Flip-flops, Decoders, Multiplexers, Adders, Comparators, etc. Choose a straight-forward approach; no need to go into any details.
- B) Draw a minimum state diagram as a formal problem description for the above machine. Clearly indicate the significance of each state and


last 2 last 2 last pair initial last pair last 2 pairs last 3 pairs comp comp (XX) inside each otate are the outputs

10/10

You are to design an asynchronous building block component for a hardware stack. The reusable component implements a single element of the stack. On PUSH, it reads data from the cell on its right and passes its current data to the cell on its left. POP moves data in the opposite direction.

By asynchronous, we mean that each element may have its own internal clock, but that the system as a whole has no global clock. Further, PUSH and POP signals cannot be distributed globally.

- Draw a black box diagram of the basic element, indicating all data and control signals it needs.
- Sketch the state diagram from implementing the PUSH function.
- Show a timing diagram for typical PUSH operations.
- 4) Describe how you would deal with an empty stack (underflow) or a full stack (overflow).





- . transfer between it and in the clement via 2-wie handshake protocol (described later)
- . on push, this to transfer dota to left (i+1) before accepting new data from right (i-1)
- · on pop. Tries to transfer dota to right (1-1) before accepting new data from left (141)

1. 4.7.

and push is received

- . It last one at left har data (overflow), it does not accept new data and signal overflow to right (which propagtes)
- · If last one on right has no data and POP is received, in raises "no pop data" flag to indicate underflow






V)

INTEGER ARITHMETIC

A) What is the key difference between restoring and non-restoring division?

Given this portion of a simple data path and assuming non-negative operands:




- B) Is Restoring or Non-Restoring faster?
- C) Give an equation showing how much faster it is. State your assumptions.

A) The key difference in the lung the to alg. headly the case when the higher order buts of the dividents in found to be smaller than the diviser after a subtraction in done.

The rectoring: the diviser is added back before left the non-nestoring: Left shift is first performed and then the diviser is added. Using the fact that


B) Non-restoring is faster because of femer "f" and "-"
operations. (BEHIND)

134



Given following circuit:


(4)



A. What is the function of the above circuit? oscillator with end 2 oscillator of in=1, with paid 6

B. Sketch the output waveform for following clock and In signals: its received.

Suppose that the delay of all logic elements is identical and equal to one time unit. Assume Out is initially low.



C. Explain the abnormal behavior of the circuit.

How can this be avoided?

Redesign the circuit so that these effects disappear.

This T flip Flop Design is fairly because it employs feedback around V a transparant element. In youth ER Ratch; the changing of influences the imput, causing a voca condition.

The sign with a matter show the first instead of STR Dation.

5 C): Assure the probability
of need for restoring is \frac{1}{2}.

For operands of 2N bits

roughly N shifts are needed.

I I grove the need to restore the remainder: (assure nown, by

Restoring: No need to restore

There x 1 rules = 12

Need to restore

2 times x (1 rul + 1 cdd) = N

Total = 20

Non restormy.

No time x 1 (and/446) = m

... Non-restorm in about $\frac{39-n}{3n}=\frac{1}{3}$ times faster.

ID#________

10

MICROPROGRAMMING

A) What is the key reason for using a two level control store?

To reduce the size of the control store, by allowing sequences

to be stored only once in the second-level contol


store. The width of the first tevel, and the depth

of the second level are smaller than the corresponding memory chips available are 4096 word by 1 bit chips. A trial one of the level design requires 4096 by 100 bits (100 chips). Given this situation, in what circumstances (if any) would a two-level control store design be superior?

Since the width of the in-instruction is 100 bits, the width of the second-level store would also have to be 100 bits, making it are large or year original first-level store. This is a large idea.

It is also pointless to try to decrease the rater of addresses by using a 2-level store, since the original major program (its in the one-level store.

So it would not be desirable. EXCELLENT
ANSWERS



Given only two component types:

- A. 2-input NOR gates.
- B. tri-state bus drivers,

but as many as you like, show a hardware design for a 32-Bit Processor with following instruction set:

branch (x): IF AC≥ O THEÑ PC ← X.

A large part of your score for this problem will depend upon your organization and neatness in presenting a solution. Use hierarchical descriptions. Use good engineering design practice in your decisions. If an assumption is needed, make the simplest assumption and state clearly what it is.

AGAIN: BE WELL ORGANIZED AND NEAT!

Assume: Hemony cycle complete in 1, cycle

det in be lateled by edge to ggs F/F here.

9 only are edge-driggend #14 for suplicity.

last. Former


1984. Former


80: SUBX

Ol: Story

11: Brnx







ID# Problem 7, page 2 50 Minutes Dieg 5 tato 65.25 TE -1 PC- Bade φ : DIN - MOR Fetch DIN(31.. 30> + TA PC+1 --- PC Decole 工民 Derola 11 , JIR= OĴ 10 11 1f sign=0 4. 46 20 MCR - Addi Mer- PAZI MOR -PC AC - pour DONE 00 NG Doric-B(- top- AC DONE

Presetable Ring Counter

Reset Done

Counter

The counter

Reset Done

Counter

Coun

LOIR	LDM8R	LDAC	ספכן	IHC PC	H-FR_0~-1	P<_Aut	E. LWT	DONE
1	l		0	<u> </u>	0	1	O	٥
Ô	ō	70	0	0	0	0	6	1
0	ø	0	~	0	Ç	0	٥	0
0	ĺ	0	0	0		0	O	O
0	Ó	O	0	O		. 0	1	
0	0	Ō	1	O	0	O	٥	
O	D	1	D	0	Ď	0	O	
	0 0	0 0 0 0 0 0						

(mple manter time

TO --- LDIR, INCPC, PC_OUT LOMOR LDAC rbcc HOR - BAN IRI アーダーロ LDPC Should do better with active low signal. mstand.

Too many levels: but no time to optimize.

Problem 7, page 5
50 Minutes
Lage (pomake Q Q D +/F <u>a</u> Q Q ~ ^edge trigger FIFE Z K -(fask) 1 Hux 2 % ₽ sel-(ju-7 13 F/F D_. embly Q D. 么 external

((c


EN


19 mm


22


143


32











HARDWARE CORE EXAM FALL 1988

Computer Science University of California Berkeley CA 94720

Your number:
Score:

Hardware Preliminary Examination

19 September 1988

INSTRUCTIONS

- 1. This is a closed everything exam. Do not have anything near you except this examination, pencils (or pens), rulers, templates or erasers. (Calculators, scratch paper, etc. may not be brought to the examination.) Use the back pages of the exam for scratch paper. If you need more scratch paper, it must be obtained from the exam proctor. Try to leave an empty seat between you and your neighbors.
- 2. The exam will last exactly 3 hours (180 min.). Late exams will not be accepted.
- 3. The exam has a total of 180 points (~ one point per estimated minute to be spent on each problem).
- 4. If you have a question, raise your hand. Check the blackboard for examupdates, typo fixes, etc.
- 5. Be sure to put your answers inside the boxes provided for that purpose.
- 6. Write neatly. Be well organized.
- 7. State all assumptions.
- 8. Try to do the easy (for you) problems first.
- 9. Show your work. In the case of an incorrect answer partial credit may be given.

Page	1 0	f 4	page	s.
Drobb	o m	#1	120	noin

Your	number:
------	---------

Note: The notations x' and \overline{x} are equivalent.

- a) State DeMorgan's Theorem for two variables A and B:
- b) Prove a).



c) Simplify the following using algebraic operations:
Show your steps.

i)
$$(A + B) (A + C)$$


answer	
	1
(ز


ii) (AB' + A'B + A'B')'



d) Use a Karnaugh map to simplify the following:


ABCD + A'B'C'D' + A'BC'D' + A'B'CD + A'BCD' + AB'CD' + AB'CD





e) Given the following truth table with d representing the "don't care" condition, write a simplified function using a Karnaugh map:

A	В	С	
O	0	0	d
Ō	0	1	d
0	1	0	d
0	1	1	d
1	0	0	1
1	0	1	d
1	1	0	0
1	1	1	0



answer

Page	3	of	4	page	S
Drobl	65	-	41		

Your number:

f) Given the following truth table:

A	B	C	F
Ō	0	0	0
0	0	1	1
0	1.	0	1
0	1	1	0
1	0	0	1
1	0	4	1
1	1	0	1
1	1	1	0

	. 3	
€	ABOUT ABOUT MARTINES	a A Art.
1.	ANCHARCHARI -	
; ;	ARRENTARE REPRESENTATION	
		: `

Write F in:


i) sum of products form:

answer

ii) product of sums form:

answer

g) Draw a circuit using only 2-input NAND gates to implement AB + BC+ AC:



		Your number:
Page 1 of 7 pages Problem #2 (15 poi	nts)	
a) Your are given and two power a	two circuit elements, a rails, VDD and GND c	a resistor and a switch, an alled 1 and 0, respectively.
sistor:	Switch:	z - L y
power rails	Vdd=1	gnd=0
The circuit element	ts function as follow	s:
Switch: if terminal z	is connected to 1 th	nen x is connected to y.
Resistor: if terminal is forced to 1 (or 0 wins in any conflic). The switch is stro	(or 0) then terminal bonger than the resistor &
Show a circuit for e elements as needed in each circuit.	ach of the following. d, but try to minimize	You may use as many the number of elements
inverter	1	
>		
		*1


resistor:

2- input		1	
NAND gate			
>	hua-		>
>	onus.		

NOR gate 2-input		
>		
>		
		A MARIAN MARIAN MARIAN MARIAN MARIAN MARIAN MARIAN MARIAN MARIAN MARIAN MARIAN MARIAN MARIAN MARIAN MARIAN MAR

2-input AND gate






2-input exclusive-NOR gate



b) Now assume that instead of a resistor, you are given another switch with the following function:



if terminal Z is connected to 0 then X is connected to Y

Show a minimal circuit for each of the following. Again, try to minimize the number of elements in each circuit.:

Inverter	
>	

2-input

NAND gate

>----


445


D-type flip/flop

lop

2 x 1 multiplexer








2-input exclusive-NOR gate






A. Show a register-level diagram of a Mealy FSM (Finite State Machine).



B. When should a Mealy machine be used?



Page	2	of	7	pages
Prob	e	η,	≓З	

Your	number:	
------	---------	--

C. Contrast the relative advantages and disadvantages of a Mealy vs. a Moore machine,


ADVANTAGES	DISADVANTAGES
	,

Page	3	of	7	P	aç	e	S
Probl	er	n	#3	3			

Your number:	***************************************
--------------	---

D. A vending machine accepts nickels and quarters and dispenses two products X & Y and change in nickels. X costs 15c and Y costs 10c.

There are five switches. Two sense the passage of quarters and nickels to the coin box. Two are push buttons the customer uses to select the desired product. One senses the passage of each nickel dispensed as change. There are three magnets. One to release nickels for change and two to release products X & Y. There are two power supplies: +5v.dc and a 12 volts AC at 60Hz. Design a complete circuit (controller) to control the vending machine. You may employ diodes, master-slave flip-flops, power operational amplifiers, gates and PLA's. You are required to use a Moore FSM for this controller



P	age	4	of	7	pages
p	robl	en	٦.	#3	

Your	number:	
------	---------	--

 diagram of your controller.
en de la companya de la companya de la companya de la companya de la companya de la companya de la companya de La companya de la co
•

Page	5	ρf	7	рa	ge	S
Probl	ėn	n a	#3			

Your	number	*
------	--------	---

iii)	Show	а	next-state	transition	and	output	truth	table.
				4 6				

P	age	6	of	7	pages	
P	robi	en	η.	#3		

Your	number:	
------	---------	--

iv)	Show	the	relevant	Boolean	equations	for	your	controller.	
									,
							,		
L									

P	age	7	of	7	pages	
þ	robl	en	n á	43		


Your	number	*
------	--------	---

v)	Show the circuit to implement the	diagram of main FSM.	your	controller.	Be	sure	to	use	a	PLA	

Page 1 of 4 pages
Problem #4 (30 points)

Your	number:
------	---------

Your are given four 4-bit numbers in read-only registers x1, x2, x3, and x4, along with a supply of parts. Each part has a price in dollars (\$) and a propagation delay in nanoseconds (ns). You may use as many of each part as you need. The four numbers are in unsigned fractional representation



Your can asume that the register & counter bits start off initialized to all zeros.

a) Draw a circuit that will multiply the four numbers in minimal time. The result need not be latched. What is the time if the circuit were extended to handle N 4-bit numbers? What is the price in each case?

Price for N.	
Price for four:	
Time for four:	
Time for N:	

page 3 of 4 pages Problem #4

Your	number	· · · · · · · · · · · · · · · · · · ·
------	--------	---------------------------------------

b) Draw a circuit that will multiply the four numbers at a minimal price. Show the prices & times for the four numbers and if the circuit where extended to handle N 4-bit numbers.

Price for four:	
)
Price for N:	
	\bigcup
Time for four:	
	$_)$
Time for N:	
	\bigcap

page 4 of 4 pages Problem #4	Your number:
the combined cost (cost due to price of your answer in a) & b) for four in	e PLUS cost due to delay tim
combined cost of a):	
combined cost of b)	
Is there a circuit for four numbers the this measure?	at has less cost, under
Draw the circuit:	

combined cost:

 a) Convert the following from decimal to 8-bit two's complement form:

b) Convert the following from two's complement to decimal:

c) Convert from decimal to two's complement fixed point:

d) Multiply the following two's complement integers. Show all partial products. Show an 8-bit result:

> 1011 X <u>1001</u>

answer		
1)
\		

e) Consider two 4-bit two's complement fractional numbers in the following from: S. X X X (sign-bit, followed by the binary point, followed by three fraction bits), multiply the two numbers. Show all partial products. Express your result in the same form, i.e. S. X X X, using

i) truncation:		
ii) rounding:		<u>-</u>
	0.010 X 1.011	

Page	4	of	4	pag	e	S
Probl	eг	n a	#5			

f) Consider two normalized floating-point number systems, NS1 and NS2.

NS1 has four bits of unsigned fractional mantissa in radix-2, and two bits of unsigned exponent.

NS2 has four bits of unsigned fractional mantissa organized as two radix-4 digits, and two bits of unsigned exponent.

Fill in the following table for each system:


	NS 1	NSZ
smallest mantissa	MIP III	
largest mantissa		
largest exponent		
largest representable valve		
number of fractions		
number of exponents		
number of valves		

You are to design a computer. It is:

- a) a very simple, von Neumann machine
- b) fully synchronous, with single cycle memory
- c) 16 bits per word
- d) to be constructed of ONLY NAND gates, of arbitrary fan-in and fan-out.
- e) 2's complement arithmetic

You are to describe your design 'top-down'.

The complete instruction set is:



Note: Put all your answers only in the spaces provided.

Be neat! You can work (scratch) on the back of the pages.

e 2 of 10 pages blem #6		Your number:					
Describe the bas terms of NAND ga	ic components ates.	(flip-flops,	etc.) of	the	computer	in	
	ч.						
~							
				•			
					•		

Page 3 Proble	of 10 pages m #6			Your number:	
B. Dra	aw a register	diagram o	the compute	∍f.	
				,	
				•	

Your number:			

Page 5 of 10 pages Problem #6	Your number:
D. Draw a circuit of the ALU of the computer:	en en en en en en en en en en en en en e
i) ALU in terms of "bit-slices":	
ii) Truth Table of a one-bit ALU slice:	

Page 6 of 10 pages	Your number:
Problem #6	44
iii) Karnaugh Map of a one-bit ALU Slice:	
* · · · · · · · · · · · · · · · · · · ·	
	·

Problem #6 iv) NAND GATE (only) circuit of ALU Bit Slice:	2200 7	of 10	pades						,	our n	nuber	
												4,
iv) NAND GATE (only) Circuit of ACO Bit Only)				· / !:\	mirmuit	٥f	Δ111	Rit S	Slice:			
	įv) NAN	DGAIL	: (oniy)	Circuit	٠٠.	~-~					
	1											
	1											
	\ '											
	1											
	1											
									•			
	<u> </u>											
									`			
	1											

P	age	8 4	٥f	10	pag	es
p	robi	em	4	¥6		

Your	number:	
------	---------	--

- E. Given your state diagram and register diagram, show a complete circuit diagram of your control unit. You must identify and design all aspects of the control including the identification of the control register and its implementation in NAND gates. Carefully organize your work and employ and show all truth tables, K-maps, etc. as needed. Be organized and neat!
- i) Label all the inputs and output to your control unit:

ii)	Control	Unit	Register	Diagram	 			
T.		::				: · .		
	• •				•	•	V .	
				•				
	•							
					• •			

Page 10 of 10 pages: Problem #6	Your number:
iii) Control Unit Truth Table	
	1

Page 1 of 4 pages. Problem #1 (20 points)

Note: The notations x' and \overline{x} are equivalent.

a) State DeMorgan's Theorem for two variables A and B: $(A \lor B) = \overline{A} \land \overline{B} \lor A \land B = \overline{A} \lor \overline{B}$

b) Prove a).


Truth table



A : 6_	AVB	AB	AVB	ANB	1AAB	ANB	AVI
00	0		90	000	000		1
1/1	1 /	0/0/	9	0 1	1]	0 /	O,

c) Simplify the following using algebraic operations: Show your steps.

i)
$$(A + B) (A + C)$$



ii)
$$(AB' + A'B + A'B')'$$

$$A \overline{B} + \overline{A} B + \overline{A} \overline{B}$$

$$= (\overline{A}\overline{B})(\overline{A}\overline{B})(\overline{A}\overline{B})$$

$$= (\overline{A} + B)(A + \overline{B})(A + B) = (A\overline{A} + AB + \overline{A}\overline{B} + B\overline{B})(A + B)$$


$$= (AB + \overline{A}\overline{B})(A + B)$$

$$= (AAB+ABB+A\overline{AB}+\overline{ABB}) = AB+AB+O+O = AB$$

184

d) Use a Karnaugh map to simplify the following:

ABCD + A'B'C'D' + A'BC'D' + A'BC'D + ABCD' + AB'CD' + AB'CD



e) Given the following truth table with d representing the "don't care" condition, write a simplified function using a Karnaugh map:

			AB		
	АВС		00 01 1	1/ /5	$\mathcal B$
	0 0 0	d	TENTAL	2 7	_
	0 0 1	d	0 1 x 1 1 x 1 (0 1/2	_
	0 1 0	ď			\
(n)	0 1 1	d	10141	N/QT	V
(V)	1 0 0	1	(
	1 0 1	d			
	1 1 0	0			
	1 1 1	0		answer	
		•		(n	`
				$\bigcup B$	

Page 3 of 4 pages

Problem #1

f) Given the following truth table:

A	В	C	F
0	0	0	O
0	0	1	1
0	1	0	1
0	1	1 .	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

 $\begin{array}{c|c}
AB \\
\hline
0 & 1 \\
\hline
1 & 0 \\
\hline
0 & 0 \\
\hline
CB + AB + BC
\end{array}$

Your number: 33


(A+B+C) (B+C)

Write F in:


i) sum of products form:




ii) product of sums form:







g) Draw a circuit using only 2-input NAND gates to implement AB + BC+ AC:




4

Page 1 of 7 pages

Problem #2 (15 points)

17

a) Your are given two circuit elements, a resistor and a switch, and and two power rails, VDD and GND called 1 and 0, respectively.





The circuit elements function as follows:


Switch: if terminal z is connected to 1 then x is connected to y.

Resistor: if terminal a is connected to 1 (or 0) then terminal b is forced to 1 (or 0). The switch is stronger than the resistor & wins in any conflicts.


Show a circuit for each of the following. You may use as many elements as needed, but try to minimize the number of elements in each circuit.














2-input exclusive-NOR gate





Your number: 33

2 x 1 multiplexer










b) Now assume that instead of a resistor, you are given another switch with the following function:

· -q \(\int \)

if terminal Z is connected to 0 then X is connected to Y

Show a minimal circuit for each of the following. Again, try to minimize the number of elements in each circuit.:




193


(PG BEFLER PS).

So. INSTEAD OF -3.


YOU GOT -1.







A. Show a register-level diagram of a Mealy FSM (Finite State Machine).



B. When should a Mealy machine be used?

when you went to minimite states
needed to accomplish your goal;
inputs need to be fairly stable and/or
outputs need to be fairly?
Insensitive to glitches.

Your number: 33

C. Contrast the relative advantages and disadvantages of a Mealy vs. a Moore machine.


MEALY	MACHINE
ADVANTAGES /	DISADVANTAGES
Less states heeded	outputs are more stable in a Moore machine
Logic may be faster (less logic needed)	Alto Moore allows glitches on inputs
more output combinations?	Simpler design For Moore
perhaps ne want the outputs to change based on the inputs li.e. have them change faster than register clock rate)	more reliable for moure

Your number: 33

D. A vending machine accepts nickels and quarters and dispenses two products X & Y and change in nickels. X costs 15¢ and Y costs 10¢.

There are five switches. Two sense the passage of quarters and nickels to the coin box. Two are push buttons the customer uses to select the desired product. One senses the passage of each nickel dispensed as change. There are three magnets. One to release nickels for change and two to release products X & Y. There are two power supplies: +5v.dc and a 12 volts AC at 60Hz. Design a complete circuit (controller) to control the vending machine. You may employ diodes, master-slave flip-flops, power operational amplifiers, gates and PLA's. You are required to use a Moore FSM for this controller

i) Show a block diagram of your machine



ii) Show a state diagram of your controller. no inf. nik, relesse 0/0/0 XOF Kicker quiter 100,10 magnets Fendy hickelchange relessa nichelchange rdese relesse 54 10001 0/0// nickel 01100 nickel 01110 ×54 reless nichel 10000 0/// nichel Yor

Problem #3

Let's have bits for X + Y

Combo for 00, 50, 108, 150, 200, 250, 309

		iii) Show a nex	t-etato trans	eition	Comba	ァー <i>デフへ</i> いけーサだは	th table	1/08	118 %	208/	278/ 284
	1	iii) Show a nex	hore c			-t-te					
		5 1010	V 1 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	N 5	المارين الم	•	relate	645	18	I'v I	1
	,_	X 4 5 Lety-	·····	~~			1110	nel		I'	Ü
-	Ł	00 260	X-510	10)	abc	Χ	0			1 1	
	Z	00 46C	Y-519 (o <i>リ</i> ・	abc		. 0		10	9	
1)		n.thel e	le	Cabet	1)	0	,	0	ַ	
		Leaba		Le	(abc+	5)	0		10	0	
1		de 1xx)	ind relace	de	14k		1		9	9	ALCONOMICAL 1"
י		de 186 5	releast	<u>le</u>	(4 < b)	-1	0	_	0	0	
	٠	01011	DO VOL WILL	0/	011		1		0	0	
		01 011	relnice	01	010		0		O	0	
		01 010	. 7	00	090	,	9		ģ	1	٠.
	ł	10 011	~	00	000	······································	O	1	1		
			/ .						***************************************		
		***************************************			- Walter 1/100						
ļ	•						-7	<u>a</u>			
			does			$\sqrt{1}$	0 1	1	.		······································
(·	L- How	Que,	~~		~Y					··········
			$-\infty$	\sim		<u></u>	<u> </u>			·	
		_ ^ ^ _									
		1111			and the same of th		-				
		1100									***************************************
		110	<u> </u>	<u> </u>	· · · · · · · · · · · · · · · · · · ·			+			
		1545		0	0 0			X-		······································	_
		1 1	1				9	<u>'y</u> \	2 [
									-		
											J
	}		1	Ţ							

Page 6 of 7 pages
Problem #3

000 - 001

Your number: 3

+5

0100011

00 7 01 01 7 12

iv) Show the relevant Boolean equations for your controller. 13 311


 $X^{+} = P_{X} \overline{X} \overline{X}$ $Y^{+} = P_{X} \overline{X} \overline{X} \overline{X}$ $Y^{+} = P_{X} \overline{X} \overline{X} \overline{X}$ $N_{r} = release nickel$ $C_{2} = C_{2}(\overline{R_{n}R_{n}}) R_{n}\overline{C_{1}}C_{1}C_{0}' + R_{n}C_{n}\overline{C_{1}} + R_{n}C_{n}\overline{C_{0}} + R_{$

quarter adds
4 to biss
10 v biss
1 to high
bios

 $N_r = C_2 + y \overline{C_1} C_1 C_0$ $R_{\chi} = Y \overline{C_2} C_1 \overline{C_0}$ $R_{\chi} = X \overline{C_1} C_1 C_0$

Reset_ DFA = Ry +Rx

v) Show the circuit diagram of your controller. Be sure to use a PLA to implement the main FSM.



Page 1 of 4 pages
Problem #4 (30 points)

Your number: 33—




Your are given four 4-bit numbers in read-only registers x1, x2, x3, and x4, along with a supply of parts. Each part has a price in dollars (\$) and a propagation delay in nanoseconds (ns). You may use as many of each part as you need. The four numbers are in unsigned fractional representation

Part	Symbol	Price	Delay	Notes
multiplier	* * *	6_	10	Ail normalization & rounding is done within the multiplier.
	₹*			
read/write register bits clk —	· 💠 · · · ţ	0.1 per bit	1	clk is a load signal. You do not need to show a circuit to drive clk.
counter bits				
clk ≱		0.1 per bit	1 per bit	cik is a clock signal, as with the register you do not need to show a circuit to drive clk. The total delay for a counter is 1ns X # of bits.
2x1 Multiplexer s		0.1	1	s is the select input, you do not need to show a circuit to generate s.
invert er	>>-	0.1	1	

Your can asume that the register & counter bits start off initialized to all zeros.

a) Draw a circuit that will multiply the four numbers in minimal time. The result need not be latched. What is the time if the circuit were extended to handle N 4-bit numbers? What is the price in each case?



4-2

for N, the ansne nould be Thoy N-1

Price for N:

(6 (2)(2)(2)-1)

Price for four:

8 /8

Time for four:


20

Time for N:

10 (lg, N)

(4)

b) Draw a circuit that will multiply the four numbers at a minimal price. Show the prices & times for the four numbers and if the



Ø.	10+1+2
•	13
	14
	, 1 ,
	51
	+1
	11N +

Price for four:	
7	$\Big)$
Price for N:	_
0.4+6+3 lg,N)
Time for four:	
264)

Time for N:

page	4	of	4	page	S
Probl	e r	m	#4		

Your	number:_	33
1		

c)	Now	assume	that	each	nanos	econd	of	delay	costs	\$.05	5.	What	is
-	the	combine	d cos	it (cos	st due	to pr	ice	PLUS	cost	due	to	delay	time)
	of y	our ansv	ver in	a) &	b) for	r four	វាបា	mbers?	?				

combined	cost	of	a):	

combined	cost	of	b):	
				\

Is there a circuit for four numbers that has less cost, under this measure?

Draw the circuit:

combined cost:

Page 1 of 4 pages
Problem #5 (20 points)

15

Your number: 1

a) Convert the following from decimal to 8-bit two's complement form:

b) Convert the following from two's complement to decimal:

c) Convert from decimal to two's complement fixed point:

Your	numb	e	r:	<u> </u>

d) Multiply the following two's complement integers.

Show all partial products. Show an 8-bit result:

•	,	×	4	0	100	1		Kocry	Beats 5	alforithm
0	0	ø	٥	1	0	1				
1	1	ŧ	Ö	ŀ	1					
0	ō	Ö	Ö	Ö						
٥	ŧ	¢	i							
ō	1	Ö	0	5		1	-			

o 100011


Your	number:	1 .	
,		····	******

•

e) Consider two 4-bit two's complement fractional numbers in the following from: S. X X X (sign-bit, followed by the binary point, followed by three fraction bits), multiply the two numbers. Show all partial products. Express your result in the same form, i.e. S. X X X, using

•	7	f
	1	
,	7	

i) truncation:



ii) rounding:



f) Consider two normalized floating-point number systems, NS1 and NS2.

4

NS1 has four bits of unsigned fractional mantissa in radix-2, and two bits of unsigned exponent.

NS2 has four bits of unsigned fractional mantissa organized as two radix-4 digits, and two bits of unsigned exponent.

014

Fill in the following table for each system:


smallest mantissa
largest mantissa
largest exponent
largest representable value
number of fractions
number of exponents
number of values

NS 1	NS 2
.1000	.0100
7717	77.7.7
11	11
15.0X	240.6
1/8×× 16 X	16 X
V 4	4
X 64	64 X

Your number:


Problem #6

iii) Karnaugh Map of a one-bit ALU Slice:




)	1	,
Your	number:	

iv) NAND GATE (only) circuit of ALU Bit Slice:




	,	
Your	number:	

- E. Given your state diagram and register diagram, show a complete circuit diagram of your control unit. You must identify and design all aspects of the control including the identification of the control register and its implementation in NAND gates. Carefully organize your work and employ and show all truth tables, K-maps, etc. as needed. Be organized and neat!
- i) Label all the inputs and output to your control unit:



)	
Your'	number:	

ii) Control Unit Register Diagram



HARDWARE CORE EXAM SPRING 1989

University of California, Dept.EECS

HARDWARE PRELIM EXAM Spring 1989

Your ox	ode number	<i>r</i> ;	

ł			
ł			

General Instructions:

The exam lasts 3 hours = 180 minutes.

The exam has 12 pages.

Do all your work on these exam papers; use backsides if necessary.

Read the problem statements carefully, at least twice.

You should not need to ask questions.

If something seems unclear, state your assumptions.


The indicated points give you an idea how long a problem should take (minutes).

There are 10 problems adding up to 200 points, so you have some choice.

Completing 180 points is considerd a "perfect 10".


pont panie.

good euck!



Go for it, Sidney! You've got it! You've got it!
Good hands! Don't choke!

MISTER 铅GFFO, by Joe Mortin



Below is the state diagram of a clocked MEALY machine. The notation {In}/{Out} on the transition arrows indicates how the machine's outputs {Out} react to a given set of inputs {In} while the machine is in the state from which the arrow emerges. The arrow itself indicates the transition taken by the machine if the clock occurs while the set of inputs is {In}.

Using the given state assignment and the given PROM structure, design a MEALY-type controller with D-type registers of suitable size. Show a block diagram of your controller. List contents of the PROM as far as it is used.

(15 min





Figure 1. PROM Array Structure

Convert this MEALY diagram (same notation as in problem 1) into the simplest equivalent MOORE machine state diagram.

1x/0 01/1 11/1 11/1 10/1 00/0 00/0 (10 min)



To make self-checking possible, fault-tolerant systems sometimes use "dual-rail" encoding in which every bit uses two lines and is represented with complimentary values on these lines. Thus each bit is encoded on the two lines as follows:

01 represents FALSE; 10 represents TRUE;

the remaining two codes (00 and 11) are illegal and indicate some error.


Assume that such an 8-bit dual-rail word is stored in a 16-bit register. Your task is to construct a fast dual-rail code checker for 8-bit parallel data, using only 2-input NAND gates. The output of this code checker should be one of the legal outputs (01 or 10) if all input bits are legal complementary values. If there is a single error, the output should be one of the illegal codes. Ignore multiple errors.

Use good hierarchical design techniques and construct:

first a fast code checker macro block for two dual-rail bits having not more than 3 gate delays;

then use this macro block to build the 8-bit checker.

(20 min)



What is the temperature of the microchip if it is encapsulated in a plastic package with thermal resistance of 100 degrees Celsius per Watt, if we assume that the surrounding room temperature is 20 degrees Celsius?

(You probably have never heard of "thermal resistance" ...

But don't panic! Use some common sense: how does the heat generated by the circuit get dissipated? Then look at the dimension of the thermal resistance and do logical simple calculation.)

He rips out all 8	boards and puts them onto a big uno		
 a) Dr. X picks two computers 	four boards from this pile, inserts the and boots the machine.	em into one of the	
Assuming that Dr. X's chance	there are exactly two bad boards in es of hitting a working combination or	this pile, what are his first try ?	(10r
the two compute	have done better if he had not scramers? What strategy leads to the beefirst try, if Dr. X turns on only one co	est odds of getting a workir	om ng
the two compute	ers? What strategy leads to the be	est odds of getting a workir	om ng (10
What are those	ers? What strategy leads to the be	MacIntosh to complete th	(10

After how many "boot delays" is Dr. X guaranteed to have one working computer?

(10min)

- Consider 4 ways to provide a subroutine call capability within an instruction set: #1: The PC can be loaded from or copied into any general-purpose register. There is no other way to access the PC except through sequential execution or conventional JUMP instructions.
 - #2: A hardware stack of fixed length is provided in which the current PC is logically the top of stack. A new PC value can be set by a PUSH while a previously stacked value can be restored by a POP. Except for the top of stack, no other elements can be accessed. A "stack-full" signal is available.
 - #3: As in #2, except the bottom of the stack is accessible through a register named Q. Values in Q can be copied to / from memory using conventional register load/store instructions.
 - #4: The PC is saved in memory location 4 on every CALL, and restored from memory location 4 during RETURN.

For each technique answer the following questions:

- (a) Describe all actions necessary to manipulate PC values to effect subroutine calls and returns. Consider nonreentrant, reentrant, and recursive routines. If the implementation requires software support, mention in your description the activities relegated to the software.
- (b) Are any restrictions imposed on potential subroutine structures by the option being discussed? What are they?
- (c) Discuss one advantage and one disadvantage of the option.

(24 min)


Page 7

Hardware Prelim Spring 1989

6cont

and the second of the second o

Design a synchronous MEALY machine that takes a serial bit-stream (msb first) of a number of undetermined length and serially outputs a binary number representing the input divided by 5 using the normal "long division", i.e. the output is the number seen so far div 5. (HINT: use remainder as a state ...) The process starts from a reset state. When the reset input signal becomesTRUE, the output bit stream terminates and the machine returns to the reset state.



Draw a minimum state diagram, using the same notation as in problem 1.

(15 min)


Assume that you have a bus-connected assembly of an adder and four registers as shown below. All registers are positive edge triggered, and registers I and A have tri-state output. All busses are 8 bits wide.


You want to multiply by 6 a number i that you set with the toggle switches attached to the input register I, and then display the result on the LEDs attached

to the output register O.

19 V.M.

Specify a minimal sequence of appropriate operations for the control signals cl (=clock input) and oe (=output enable) by completing the timing diagram below. Assume that the input switches have already been set for the input number (i).





a) All flipflops have a maximum delay of 60ns, a minimum delay of 30ns, a setup time of 10ns, and a hold time of 10ns.

The AND gate has a maximum delay of 10ns and a minimum delay of 5ns. What is the maximum clock frequency at which the circuit can be operated properly? Give a simple timing diagram to justify your answer.

(7min)


b) Assume the same specs as in (a) above. If FF#0 and FF#1 are clocked simultaneously, what is the maximum clock skew (before (-) and after (+)) for FF#2 for correct operation at 10 MHz? Again show a simple timing diagram.

(10min)

Design a synchronous First-In-First-Out Buffer (FIFO), with 1k characters of 8 bits each. When the FIFO is not empty, data is dumped at the rate of 10 characters/sec with no hand-shaking. The FIFO buffer should accept input until the internal buffer is full, then assert the NOT_READY output back to the computer. Handshaking on input consists of NEW_DATA_READY to FIFO, and ACK back to the source:



a) Give a block diagram implementation of such a device using MSI components: Registers, Counters, FlipFlops, Multiplexors, Adders, Comparators, etc, and a 1k RAM. Choose a straight-forward approach; no need to be fancy or to go into any details, e.g., you may just show one block for a "control FSM". (18 min)



10cont

b) Show a timing diagram for the external FIFO signals for normal operation and when the FIFO is just getting full.

(10 min)

c) Describe how you detect overflow and underflow.

(2 min)

Below is the state diagram of a clocked MEALY machine. The notation {In}/{Out} on the transition arrows indicates how the machine's outputs {Out} react to a given set of inputs {In} while the machine is in the state from which the arrow emerges. The arrow itself indicates the transition taken by the machine if the clock occurs while the set of inputs is {In}.

Using the given state assignment and the given PROM structure, design a MEALY-type controller with D-type registers of suitable size. Show a block diagram of your controller. List contents of the PROM as far as it is used.





Figure 1. PROM Array Structure

Convert this MEALY diagram (same notation as in problem 1) into the simplest equivalent MOORE machine state diagram.



To make self-checking possible, fault-tolerant systems sometimes use "dual-rail" encoding in which every bit uses two lines and is represented with complimentary values on these lines. Thus each bit is encoded on the two lines as follows:

01 represents FALSE; 10 represents TRUE;


the remaining two codes (00 and 11) are illegal and indicate some error.


Assume that such an 8-bit dual-rail word is stored in a 16-bit register. Your task is to construct a fast dual-rail code checker for 8-bit parallel data, using only 2-input NAND gates. The output of this code checker should be one of the legal outputs (01 or 10) if all input bits are legal complementary values. If there is a single error, the output should be one of the illegal codes. Ignore multiple errors.

Use good hierarchical design techniques and construct:

first a fast code checker macro block for two dual-rail bits having not more than

3 gate delays: then use this macro block to build the 8-bit checker.





What is the dissipated power if the above (sine)-waveform is applied continuously to a microchip with an internal resistance of 20 Ohms?

(10min)

$$P = IV = V^{2}/R$$

$$\frac{1}{4R} \left(\frac{5\sin \pi + 5}{4} + \frac{5}{3} dx \right)$$

$$(wotts) \frac{1}{4R} \left[\frac{25\sin^{2} \pi + 5}{25\sin^{2} \pi + 100} \right] \quad \text{where} \quad R = 20$$

What is the temperature of the microchip if it is encapsulated in a plastic package with thermal resistance of 100 degrees Celsius per Watt, if we assume that the surrounding room temperature is 20 degrees Celsius? (You probably have never heard of "thermal resistance" ... But don't panic! Use some common sense: how does the heat generated by the circuit get dissipated? Then look at the dimension of the thermal resistance and do logical simple calculation.)

(10min)

He rips out all 8 boards and puts them onto a big unordered pile. a) Dr. X picks four boards from this pile, inserts them into one of the two computers and boots the machine.	
Assuming that there are exactly two bad boards in this pile, what are Dr. X's chances of hitting a working combination on his first try?	(10min)
P(all grown is) = \frac{6}{8} \cdot \frac{5}{5} \cdot \frac{4}{5} \cdot \frac{3}{5} \cdot \frac{3}{5}	V
assime 2 had bornels	
b) Could Dr. X have done better if he had not scrambled the boards coming from	
the two computers? What strategy leads to the best odds of getting a working computer on the first try, if Dr. X turns on only one computer?	-
Chanse 2 borness from each computer?	
Chanse 2 borness from each computer?	
Chanse 2 borness from each computer?	: (10min)
Choose 2 horsels from the computer? Choose 2 horsels from the computer? What are those chances? (3 3) (3 3) (1 3) -1/9 C) Since it takes a significant amount of time for the MacIntosh to complete the box	j` ·
Choose 2 borness from uses a significant amount of time for the MacIntosh to complete the borness, is there an even better strategy that works in parallel with both computers Since it takes a significant amount of time for the MacIntosh to complete the borness, is there are even better strategy that works in parallel with both computers Since it takes a significant amount of time for the MacIntosh to complete the borness, is there are even better strategy that works in parallel with both computers Since it takes a significant amount of time for the MacIntosh to complete the borness, is there are even better strategy that works in parallel with both computers	j`
Choose 2 bornus for such computer? Choose 2 bornus for such computer? What are those chances? (3 3) (3 3) (1 3) -1/4 C) Since it takes a significant amount of time for the MacIntosh to complete the bornocess, is there an even better strategy that works in parallel with both computers	j`


After how many "boot delays" is Dr. X guaranteed to have one working computer?

5	Dr. X owns two Macintosh II computers that each need 4 memory boards in order to function. Both computers individually seem to develop a hardware problem that indicates that one of the boards in each machine is bad. Dr. X decides to combine boards from both computers to obtain at least one operational computer. He rips out all 8 boards and puts them onto a big unordered pile.
	a) Dr. X picks four boards from this pile, inserts them into one of the two computers and boots the machine.


Assuming that there are exactly two bad boards in(this)pile, what are Dr. X's chances of hitting a working combination on his first try?

(Still assumination 2 out of 8 are bod)

b) Could Dr. X have done better if he had not scrambled the boards coming from the two computers? What strategy leads to the best odds of getting a working computer on the first try, if Dr. X turns on only one computer?



c) Since it takes a significant amount of time for the MacIntosh to complete the boot



Consider 4 ways to provide a subroutine call capability within an instruction set: #1: The PC can be loaded from or copied into any general-purpose register. There is no other way to access the PC except through sequential execution or conventional JUMP instructions.

#2: A hardware stack of fixed length is provided in which the current PC is logically the top of stack. A new PC value can be set by a PUSH while a previously stacked value can be restored by a POP. Except for the top of stack, no other elements can be accessed. A "stack-full" signal is available.

#3: As in #2, except the bottom of the stack is accessible through a register named Q. Values in Q can be copied to / from memory using conventional register load/store instructions.

#4: The PC is saved in memory location 4 on every CALL, and restored from memory location 4 during RETURN.

For each technique answer the following questions:

- (a) Describe all actions necessary to manipulate PC values to effect subroutine calls and returns. Consider nonreentrant, reentrant, and recursive routines. If the implementation requires software support, mention in your description the activities relegated to the software.
- (b) Are any restrictions imposed on potential subroutine structures by the option being discussed? What are they?
- (c) Discuss one advantage and one disadvantage of the option.

(24 min) (a) nonscentrant: 1 return storage word/routine

call: store pc Here reg pc

word reg

jump

pc = sub adv

ret: pc = word

reentrant/ push pc on stack

recursive (b) if we can't have a start we can't have built reentrant/remove code but this can be by softwom (c) advantage: simple hardware for jsr, ret dis: requires explicit stack maintenance for recursion/reentrancy.

(b) use stack one (in)

call: Push peobadar (jsr) (full stack cause trap

tack in the same state on extit.

(not a big deal).

(c) +: roantrancy/recursion to easy -: stack is in hardware of limited sine (limits light of securion)

same comments at #2

I don't see why the bottom is useful, except that we can store there the addr of an error routine to trap the case of a pop (return) when the Stack is empty

allows you to extend fixed Dize stack. To an in-memory Stock managed by SW.

(a) general case for recursion. #1

push [4] on stack coll subr POP [4]


ret:

(b) subroutine must leave stack in came stack on exit.

(c) +: simple hardware maintain itself

Design a synchronous MEALY machine that takes a serial bit-stream (msb first) of a number of undetermined length and serially outputs a binary number representing the input divided by 5 using the normal "long division", i.e. the output is the number seen so far div 5. (HINT: use remainder as a state ...)

The process starts from a reset state. When the reset input signal becomesTRUE, the output bit stream terminates and the machine returns to the reset state.



Draw a minimum state diagram, using the same notation as in problem 1.


The last 4 bill issues us


(15 min)/5


u/ each new bit, O: remainder doubles 1: remainder doubles + increments when rem ≥ 5, send 1, else 0 Assume that you have a bus-connected assembly of an adder and four registers as shown below. All registers are positive edge triggered, and registers I and A have tri-state output. All busses are 8 bits wide.

You want to multiply by 6 a number i that you set with the toggle switches attached to the input register I, and then display the result on the LEDs attached to the output register O.

Specify a minimal sequence of appropriate operations for the control signals of (=clock input) and oe (=output enable) by completing the timing diagram below. Assume that the input switches have already been set for the input number (i).







10


Page 11

Design a synchronous First-In-First-Out Buffer (FIFO), with 1k characters of 8 bits each. When the FIFO is not empty, data is dumped at the rate of 10 characters/sec with no hand-shaking. The FIFO buffer should accept input until the internal buffer is full, then assert the NOT_READY output back to the computer. Handshaking on input consists of NEW_DATA_READY to FIFO, and ACK back to the source:

24 Bo



a) Give a block diagram implementation of such a device using MSI components: Registers, Counters, FlipFlops, Multiplexors, Adders, Comparators, etc, and a 1k RAM. Choose a straight-forward approach; no need to be fancy or to go into any details, e.g., you may just show one block for a "control FSM".



no internal control FSM Page 12 Hardware Prelim Spring 1989 b) Show a timing diagram for the external FIFO signals for normal operation and when the FIFO is just getting full. 10cont (10 min) number loading a Now do to ready Data in ack 1024th word > 100 msec c) Describe how you detect overflow and underflow. (2 min) up/down counter-total records how many entries have - if its zero the FIFO is empty - if its 1024, the FIFO is full + the carry out signal tells us. it is adjusted w/ each change.