Introduction to Logic Synthesis

Adnan Aziz E.C.E. University of Texas at Austin

Logic Synthesis - L1

Adnan Aziz - UTA

Todays lecture

- Design automation
 - history
 - ♦ significance
- Course outline
 - applications
- Administrivia
- Boolean functions

Logic Synthesis - L1

Adnan Aziz - UTA

VLSI design automation

- Need for VLSI design assistants fueled by
 - \blacklozenge complexity of VLSI 10^7 transistors on a chip
 - ${\ensuremath{\bullet}}$ profitability strongly linked to time to market
- CAD tools are an integral part of hardware design efforts

Logic Synthesis - L1



CalTech experiment

- CalTech experiment "silicon compilation" 197x
 - + framework pioneering effort
 - poor quality silicon
- Berkeley approach
 - + bottom up, rooted in optimization
 - + competitive with designers

Logic Synthesis - L1

Adnan Aziz - UTA

Models and Algorithms

LEVEL

₽

reg x[0:4];

∢طرط،

 $x = (y+z) \mod 6;$

MODEL

FSM network,

Data Flow Graph

Graph of logical operators Boolean satisfiability, graph covering

ALGORITHMS

Integer programming

Numerical analysis

Graph traversal,

and delay elements Differential equations

(polygons)

Geometric objects min spanning tree, convex hull

```
Logic Synthesis - L1
```

Commercial significance

semiconductor market 1996

- ◆ 120 Billion US \$ 85% digital
- microelectronics cad 1996
 - ◆ 1.2 Billion US \$
 - system level = 75 million US \$
 - RT level = 375 million US \$
 - Gate level = 275 million US \$
 - Misc = 275 million US \$

Logic Synthesis - L1

Adnan Aziz - UTA

Logic synthesis - technology

- many ways of implementing design in VLSI
 - ♦ custom
 - semicustom: cell based and array based
 - cell based standard cell/macro cell
 - array based MPGAs/FPGAs
- choice based on various factors
 - density, performance, flexibility, design time, manufacturing time, cost(volume)
- logic synthesis largely technology independent

Logic Synthesis - L1

Adnan Aziz - UTA

What will you get from this class?

Study automatic generation of gate level implementations from HDL specifications

- Fundamental CAD algorithms + data structures:
 - graph covering, SAT heuristics, shortest path,...
 - ◆ Boolean logic, BDDs, TBFs, FSMs,...
- Tools: end user + programming
 - ♦ VIS, SIS, Synopsys
 - ◆ Verilog, BLIF, BLIF-mv

Logic Synthesis - L1

Course summary

- 2 level logic minimization
 - ◆ Boolean functions, PLAs
- Multi-level logic minimization
 - ◆ share common logic, node simplification
- Topics in logic synthesis
 - timing analysis & optimization, testing, FPGAs
- Sequential synthesis
 - sequential functions, encoding, state minimization,

retiming, verification









Administrivia - I

- Prerequisites
 - Digital design, C, mathematical maturity
- Book: "Synthesis and Optimization of Digital Systems"
 - DeMicheli, McGraw Hill 1994
- Format/Evaluation:
 - ◆ 8 homeworks = 30%
 - ♦ Midterm 1 + Midterm 2 = 35 %
 - ◆ Project = 35%

Logic Synthesis - L1