

# **FILTER SYNTHESIS USING FINE-GRAIN DATAFLOW GRAPHS**

**Waqas Akram, Cirrus Logic Inc.**

**Given a structural filter description, create  
the most hardware-efficient filter architecture,  
while satisfying the real-time constraints.**


## **Existing Tools:**

**HYPER - UC Berkeley**

**FIR Compiler - Altera**

**Cadence, Synopsys also have tools**

**INPUTS: Real-time constraints,  
Filter description, Module Library**



**OUTPUT: Optimized Filter Net-list  
(for direct synthesis into hardware)**

## SIMPLIFYING ASSUMPTIONS

- **Filter description has no control-flow**
- **Data rate constraints already met**
- **Tool can only perform retiming and folding**
- **Control-flow will be synthesized later**
- **Only tested on small graphs (nodes < 100)**

## **MODULE LIBRARY**

- **Multiple Fine-Grain DFGs for basic functions**
- **Each cell contains resource-usage information**
- **Tied to target technology**

**For example, multipliers:**


**CSA Array,  
Shift-and-Add,  
Wallace/Dadda Tree,  
Booth Recoded**


## SYNTHESIS STEPS

- **Run scheduling algorithm on input DFG**
- **Allocate resources (# of functional units)**
- **Use this allocation as upper-bound**
- **Break all arcs with delays**
- **Create directed acyclic graph**
- **Retime until height reaches iteration bound**
- **Schedule new graph, and compare with bound**
- **Back-track on retiming decision tree, repeat**

## SCHEDULING ALGORITHM


- **create priority list for each path in DAG**
- **longest list becomes critical path**
- **rank each node according distance from tail**
- **schedule node(s) with highest rank**
- **remove node(s) from path(s)**
- **repeat last 2 steps until all nodes scheduled**
- **scheduling complexity  $O(n)$**






May 2, 2000







## RESULTS/COMPARISON

<b>BIQUAD/HYPER</b>				<b>BIQUAD/FINE-GRAIN</b>			
<b>TIME UNIT</b>	<b>ADD</b>	<b>MULT 1</b>	<b>MULT 2</b>	<b>TIME UNIT</b>	<b>ADD 1</b>	<b>ADD 2</b>	<b>PART. MULT</b>
<b>1</b>	<b>A2</b>	<b>M3</b>	<b>M4</b>	<b>1</b>	<b>A1</b>	<b>Y4</b>	<b>X3</b>
<b>2</b>	<b>A1</b>			<b>2</b>	<b>A4</b>	<b>Y3</b>	<b>X1</b>
<b>3</b>	<b>A4</b>	<b>M1</b>	<b>M2</b>	<b>3</b>	<b>A3</b>	<b>Y1</b>	<b>X2</b>
<b>4</b>	<b>A3</b>			<b>4</b>	<b>A2</b>	<b>Y2</b>	<b>X4</b>
<b>1 Adder, 2 Multipliers, 5 Registers</b>				<b>1 Adder, 1 (effective) Multiplier, 5 Registers</b>			
<b>Assumptions: 1 Adder = 1 TU, 1 Multiply = 2 TU</b>				<b>Assumptions: 1 Adder = 1 TU, 1 Partial Multiply = 1 TU</b>			

## CONCLUSIONS

- **Successful implementation of synthesis**
- **Subset of transformations (no unfolding)**
- **Constrictive input conditions**
- **Produces DFG with control block hierarchy**
- **Control blocks are simply firing schedules**
- **Still need to synthesize control logic**