Placement: Key Step for Design Closure

Gi-Joon Nam IBM Austin Research Lab Credits: IBM PDS team, Placement team

Outline of talk

- □ Placement in design closure flow
- □ Brief review of placement technology
- □ ISPD 2005 / 2006 placement contest & benchmark suite.
- □ Modern placement methodology
- Conclusion and future work

1













































Trends in Placement

□ Chips are larger

- □ Footprints are more diverse
- □ Free space is growing
- □ Interconnect delays are larger percentage of chip cycle time
- □ Placement is no longer a point tool
 - Core part of a timing closure system

25

ISPD	200)5 Pla	ceme	ent Be	nchm	ark S	uite		
Name	#Objs	#Movs	#Fixed	#Nets	#Total Pins	#Pins from M	#Pins from F	Peri. IOs	Dens- ity%
adaptec1	211K	210904	543	221142	944053	923513	20540	480	75.71
adaptec2	255K	254457	566	266009	1069482	1045699	23783	407	78.59
adaptec3	452K	450927	723	466758	1875039	1843852	31187	0	74.53
adaptec4	496K	494716	1329	515951	1912420	1876563	35857	0	62.67
bigblue1	278K	277604	560	284479	1144691	1131856	12835	528	54.19
bigblue2	558K	534782	23084	577235	2122282	1979597	142685	0	61.80
bigblue3	1097K	1095519	1293	1123170	3833218	3790107	43111	0	85.65
bigblue4	2177К	2169183	8170	2229886	8900078	8710667	189411	0	65.30
	1						1		26



ISPD 2005 Placement Benchmark Suite

27

ISPD 2005 Placement Benchmark Suite









	adaptec2	adaptec4	bigblue1	bigblue2	bigblue3	bigblue4	Ratio
APlace	87.31	187.65	94.64	143.82	357.89	833.21	1.00
mFAR	91.53	190.84	97.70	168.70	379.95	876.28	1.06
dragon	94.72	200.88	102.39	159.71	380.45	903.96	1.08
mPL	97.11	200.94	98.31	173.22	369.66	904.19	1.09
FastPlace	107.86	204.48	101.56	169.89	458.49	889.87	1.16
Саро	99.71	211.25	108.21	172.30	382.63	1098.76	1.17
NTUP	100.31	206.45	106.54	190.66	411.81	1154.15	1.21
fs50	122.99	337.22	114.57	285.43	471.15	1040.05	1.50
K&D	157.65	352.01	149.44	322.22	656.19	1403.79	1.84















Name	#Objs	#Movs	#Fixed	#Nets	Density %	Utilization %	Density Target%
adaptec5	843128	842482	646	867798	78.64	49.98	50
newblue1	330474	330137	337	338901	85.73	83.20	80
newblue2	441516	330239	1277	465219	86.14	61.66	90
newblue3	494011	482833	11178	552199	84.70	26.31	80
newblue4	646139	642717	3422	637051	65.72	46.45	50
newblue5	1233058	1228177	4881	1284251	74.54	49.56	50
newblue6	1255039	1248150	6889	1288443	59.27	38.78	80
newblue7	2507954	2481372	26582	2636820	76.46	49.31	80





newblue2

- 442K objects
- □ All standard cells were inflated by 2x
- □ 3.7K small movable macros (a few circuit row height)
- Density 86%, Utilization 62%













	ad5	nb1	nb2	nb3	nb4	nb5	nb6	nb7	Avg.
kraftwerk	1.01	1.19	1.00	1.00	1.01	1.04	1.00	1.00	1.03
mPL6	1.00	1.06	1.07	1.17	1.00	1.02	1.00	1.00	1.04
ntuplace	1.02	1.00	1.07	1.16	1.03	1.00	1.04	1.07	1.05
mFAR	1.09	1.23	1.09	1.16	1.09	1.13	1.03	1.04	1.11
APlace3	1.26	1.20	1.05	1.13	1.35	1.21	1.06	1.05	1.16
Dragon	1.08	1.21	1.29	1.90	1.05	1.13	1.03	1.23	1.24
FastPlace	1.82	1.22	1.02	1.37	1.35	1.76	1.04	1.05	1.33
DPlace	1.26	1.55	1.77*	1.36	1.14	1.35	1.23	1.25	1.36
Саро	1.16	1.57	1.64	1.44	1.22	1.28	1.32	1.46	1.39

ISPD 2006 Placement Contest Results

	Avg. WL	Avg. Overflow Penalty%	Avg. CPU Factor%
kraftwerk	1.09	1.68	-5.04
mPL6	1.03	1.36	1.58
ntuplace	1.02	4.10	1.66
mFAR	1.11	2.71	-0.12
APlace3	1.10	3.82	5.31
Dragon	1.33	0.12	-5.90
FastPlace	1.18	22.09	-5.62
DPlace	1.34	9.32	-4.54
Саро	1.38	0.32	2.69

50

	ad5	nb1	nb2	nb3	nb4	nb5	nb6	nb7	Avg.
mPL6	1.00	1.06	1.01	1.05	1.00	1.04	1.00	1.00	1.02
ntuplace	1.00	1.00	1.03	1.06	1.02	1.00	1.03	1.09	1.03
kraftwerk	1.06	1.24	1.05	1.03	1.05	1.10	1.05	1.08	1.08
APlace3	1.21	1.15	1.00	1.00	1.28	1.19	1.01	1.01	1.11
mFAR	1.10	1.22	1.07	1.11	1.08	1.16	1.03	1.07	1.11
Dragon	1.16	1.27	1.32	1.92	1.14	1.26	1.10	1.30	1.31
Саро	1.15	1.55	1.56	1.32	1.21	1.27	1.29	1.40	1.34
FastPlace	1.87	1.33	1.07	1.33	1.43	1.86	1.11	1.14	1.39
DPlace	1.33	1.62	1.66	1.39	1.22	1.45	1.32	1.33	1.42

+ if CDLL factor is not included

ISPD 2005 / 2006 Placement Contest

□ Total 16 new placement benchmarks

- All derived from real ASIC designs
- Variety of floorplans
- 5 benchmarks with more than million objects
- □ ISPD 2006 Contest
 - Indirectly address routability issue
 - Turn-around time
 - Improvements from ISPD 2005 results
- □ All benchmarks are available at ISPD website
- □ Can we include timing analysis into this flow?





SIA Roadmar)					
Year	1999	2002	2005	2008	2011	2014
Feature size(nm)	180	130	100	70	50	35
M trans/cm ²	7	14-26	47	115	284	701
Chip size (mm ²)	170	214	235	269	308	354
Singal pins/chip	768	1024	1024	1280	1408	1472
Clock rate (MHz)	600	800	1100	1400	1800	2200
Wiring levels	6-7	7-8	8-9	9	9-10	10
Power Supply(V)	1.8	1.5	1.2	0.9	0.6	0.6
						55















































	WL(%)	CPU	CL-CPU%
AL(270K)	2.09%	0.40	1.17%
BL(276K)	-4.28%	0.52	1.35%
CL(351K)	3.27%	0.51	1.14%
DL(426K)	0.87%	0.45	1.35%
EL(456K)	1.59%	0.33	1.10%
FL(880K)	1.41%	0.46	1.68%
AD(389K)	8.23%	0.50	0.98%
BD(285K)	-0.34%	0.47	0.94%
CD(56K)	-0.36%	0.69	0.51%
Avg.	1.39%	0.48	1.14%

BC: Clus	ter Si	ze Cor	ntrol				
•	d(u, v) ⁼ Standai Automa	$= \frac{\sum w_{ij}}{[\text{ size}(a)]}$ rd : k = 1 tic: k = $[where]$	$\frac{c \operatorname{conn}(u)}{u) + \operatorname{size}(u)}$ size(u) e $\mu = ex$	(v, v) $e(v)]^k$ + size(v) spected av	/µ] /g. size		
	Standard			Automatic			
	Max	Avg	WL%	Max	Avg	WL%	
AD(84%)	14823	171.4	0.00	1140	160.4	-0.88	
BD(86%)	28600	150.0	0.00	1140	114.6	3.71	
CD(57%)	9060	113.5	0.00	610	109.8	30.05	
-							. 8











