

## ECE382M.20: System-on-Chip (SoC) Design

### Lecture 10 – High-Level Synthesis

Sources: Jacob Abraham

D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner,  
“Embedded System Design: Modeling, Synthesis, Verification,”  
Chapter 6: Hardware Synthesis, Springer, 2009.

Andreas Gerstlauer

Electrical and Computer Engineering  
University of Texas at Austin  
gerstl@ece.utexas.edu



The University of Texas at Austin  
Electrical and Computer Engineering  
Cockrell School of Engineering


### Lecture 10: Outline



- **Introduction**
  - High-level synthesis (HLS)
- **Essential issues**
  - Behavioral specification languages
  - Target architectures
  - Intermediate representation
  - Scheduling/allocation/binding
  - Control generation
- **High-level synthesis flow**
  - Models and architectures
  - Scheduling
  - Datapath synthesis (allocation & binding)


## High Level Synthesis (HLS)

- Convert a high-level description of a design to a RTL netlist
  - Input:
    - High-level languages (e.g., C)
    - Behavioral hardware description languages (e.g., VHDL)
    - State diagrams / logic networks
  - Tools:
    - Parser
    - Library of modules
  - Constraints:
    - Area constraints (e.g., # modules of a certain type)
    - Delay constraints (e.g., set of operations should finish in  $\lambda$  clock cycles)
  - Output:
    - Operation scheduling (time) and binding (resource)
    - Control generation and detailed interconnections

## High Level Synthesis








## Lecture 10: Outline

- ✓ **Introduction**
- **Essential issues**
  - Behavioral specification languages
  - Target architectures
  - Intermediate representation
  - Scheduling/allocation/binding
  - Control generation
- **High-level synthesis flow**


## Behavioral Specification Languages

- First HLS approaches (90's)
  - Popular HDL
    - Verilog, VHDL
  - Synthesis-oriented HDLs
    - UDL/I
- Recent resurgence (00's)
  - Popular legacy programming languages
    - C/C++
  - Add hardware-specific constructs to existing languages
    - SystemC


## Target Architecture



Finite-State Machine with Data Path



## Design Space Exploration



ECE382M.20: SoC Design, Lecture 10

© Jacob Abraham, UT Austin

11



## Design Space and Quality Measures

- **Design space**
  - Set of all feasible implementations
- **Quality Measures**
  - Performance
    - Cycle-time
    - Latency
    - Throughput
  - Area cost
  - Power Consumption
  - Testability
  - Reusability

ECE382M.20: SoC Design, Lecture 10



© Jacob Abraham, UT Austin

12




## Scheduling

- **Assign operations to clock cycles**
  - Single basic block / data flow graph (DFG) at a time
  - Blocks concatenated according to control flow graph (CFG)
  - Advanced scheduling techniques go beyond single blocks




Schedule A




Schedule B

## Scheduling Example

- One feasible schedule for last DFG



## Allocation/Binding




ECE382M.20: SoC Design, Lecture 10

© Jacob Abraham, UT Austin

17

## Datapath




ECE382M.20: SoC Design, Lecture 10

© Jacob Abraham, UT Austin

18


## Binding Values to Registers

- Registers fall on clock cycle boundaries




## Binding Operations to Functional Units

- Muxes allow sharing
  - Functional units (FUs) for several operations
  - Registers for several variables




## Controller Generation



## Building the Sequencer


- **Finite state machine (FSM)**
  - Driving datapath control signals
  - Multiple states/cycles even without conditionals




## Hardware Variations

- **Functional Units**
  - Pipelined
  - Multi-cycle
  - Chained
  - Multi-function
- **Storage**
  - Register, register file
  - Single-/multi-ported RAM, ROM
  - FIFO, Scratchpad
- **Interconnect**
  - Bus-based
  - Mux-based
  - Protocol-based

## Functional Unit Variations



## Storage/Interconnect Variations




ECE382M.20: SoC Design, Lecture 10

© Jacob Abraham, UT Austin

25

## Architectural Pipelining



ECE382M.20: SoC Design, Lecture 10

© Jacob Abraham, UT Austin

26

## Lecture 10: Outline

- ✓ Introduction

- ✓ Essential issues

- High-level synthesis flow

- RTL architectures & synthesis models
- Resource- and time-constrained scheduling
- Variable/operation/connection merging (storage/FU/bus resource sharing)
- Chaining and multi-cycling
- Data and control pipelining

## RTL Processor Architecture

- Controller

- FSM controller
- Programmable controller

- Datapath components


- Storage components
- Functional units
- Connection components

- Pipelining

- Functional unit
- Datapath
- Control


- Structure

- Chaining
- Multicycling
- Forwarding
- Branch prediction
- Caching



## RTL Processor with FSM Controller

- Simple architecture
- Small number of states




ECE382M.20: SoC Design, Lecture 10

© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

29

## RTL with Programmable Control

- Complex architecture
  - Control and datapath pipelining
  - Advanced structural features
- Large number of states (CW or IS)




ECE382M.20: SoC Design, Lecture 10

© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

30

## Hardware Synthesis Design Flow

- **Compilation**
- **Estimation**
- **HLS**
- **Model generation**
- **RTL synthesis**
- **Logic synthesis**
- **Layout**



## Synthesis Models

### 1. Input specification

- Programming language (C/C++, ...)
  - Programming semantics requires pre-synthesis optimization
- System description language (SystemC, ...)
  - Simulation semantics requires pre-synthesis optimization

### 2. Control/Data flow graph (CDFG)

- CDFG generation requires dependence analysis

### 3. Finite state machine with data (FSMD)

- State interpretation requires some kind of scheduling

### 4. RTL netlist

- RTL design that requires only input and output logic synthesis

### 5. Hardware description language (Verilog / VHDL)

- HDL description requires RTL library and logic synthesis

## C Code for Ones Counter

- **Programming language semantics**

- Sequential execution,
- Coding style to minimize coding

- **HW design**

- Parallel execution,
- Communication through signals

```

01: int OnesCounter(int Data){
02:     int Ocount = 0;
03:     int Temp, Mask = 1;
04:     while (Data > 0) {
05:         Temp = Data & Mask;
06:         Ocount = Data + Temp;
07:         Data >>= 1;
08:     }
09:     return Ocount;
10: }
```

Function-based C code

```


01: while(1) {
02:     while (Start == 0);
03:     Done = 0;
04:     Data = Input;
05:     Ocount = 0;
06:     Mask = 1;
07:     while (Data>0) {
08:         Temp = Data & Mask;
09:         Ocount = Ocount + Temp;
10:        Data >>= 1;
11:    }
12:    Output = Ocount;
13:    Done = 1;
14: }
```

RTL-based C code

## CDFG for Ones Counter

- **Control/Data Flow Graph (CDFG)**

- Resembles programming language
  - Loops, ifs, basic blocks (BBs)
- Explicit dependencies
  - Control dependences between BBs
  - Data dependences inside BBs
- Missing dependencies between BBs




## FSMD for Ones Counter

- **FSMD more detailed than CDFG**



- States may represent clock cycles
- Conditionals and statements executed concurrently
- All statement in each state executed concurrently
- Control signal and variable assignments executed concurrently

- **FSMD includes scheduling**

- **FSMD doesn't specify binding or connectivity**



## CDFG and FSMD for Ones Counter



## RTL Specification for Ones Counter

### • RTL Specification


- Controller and datapath netlist
- Input and output tables for logic synthesis
- RTL library needed for netlist

Input logic table				
Present State	Inputs: Start	Data = 0	Next State	Output: Done
S0	0	X	S0	X
S0	1	X	S1	X
S1	X	X	S2	0
S2	X	X	S3	0
S3	X	X	S4	0
S4	X	X	S5	0
S5	X	X	S6	0
S6	X	0	S4	0
S6	X	1	S7	0
S7	X	X	S0	1

Output logic table

State	RF Read Port A	RF Read Port B	ALU	Shifter	RF selector	RF Write	Outport
S0	X	X	X	X	X	X	Z
S1	X	X	X	X	Import	RF[0]	Z
S2	RF[2]	RF[2]	subtract	pass	B3	RF[2]	Z
S3	RF[2]	X	increment	pass	B3	RF[1]	Z
S4	RF[0]	RF[1]	AND	pass	B3	RF[3]	Z
S5	RF[2]	RF[3]	add	pass	B3	RF[2]	Z
S6	RF[0]	X	pass	shift right	B3	RF[0]	Z
S7	RF[2]	X	X	X	X	disable	enable

RF[0] = Data, RF[1] = Mask, RF[2] = Ocount, RF[3] = Temp



ECE382M.20: SoC Design, Lecture 10

© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

37

## HDL description of Ones Counter

### • HDL description

- Same as RTL description
- Several levels of abstraction
  - Variable binding to storage
  - Operation binding to FUs
  - Transfer binding to connections

### • Netlist must be synthesized

### • Partial HLS may be needed

```

01: // ...
02: always@(posedge clk)
03: begin : output_logic
04:   case (state)
05:     // ...
06:     S4: begin
07:       B1 = RF[0];
08:       B2 = RF[1];
09:       B3 = alu(B1, B2, l_and);
10:       RF[3] = B3;
11:       next_state = S5;
12:     end
13:     // ...
14:     S7: begin
15:       B1 = RF[2];
16:       Outport <= B1;
17:       done <= 1;
18:       next_state = S0;
19:     end
20:   endcase
21: end
22: endmodule

```

ECE382M.20: SoC Design, Lecture 10

© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

38

## Lecture 10: Outline

### ✓ Introduction

### ✓ Essential issues

- **High-level synthesis flow**



- ✓ RTL architectures & synthesis models
- Resource- and time-constrained scheduling
- Variable/operation/connection merging (storage/FU/bus resource sharing)
- Chaining and multi-cycling
- Data and control pipelining

## Scheduling



- **Scheduling assigns clock cycles to register transfers**
- **Non-constrained scheduling**
  - ASAP scheduling
  - ALAP scheduling
- **Constrained scheduling**
  - Resource constrained (RC) scheduling
    - Given resources , minimize metrics (time, power, ...)
  - Time constrained (TC) scheduling
    - Given time, minimize resources (FUs, storage, connections)

## Square-Root Algorithm (SRA)

- $\text{SQR} = \max ((0.875x + 0.5y), x)$ 
  - $x = \max (|a|, |b|)$
  - $y = \min (|a|, |b|)$




## C and CDFG for SRA Algorithm




C flowchart

CDFG


## RC Scheduling




## TC Scheduling



## Distribution Graphs for TC Scheduling




Initial probability distribution graph




Graph after max, +, and - were scheduled

## Distribution Graphs for TC Scheduling



Graph after max, +, -, min, &gt;&gt;3, and &gt;&gt;1 were scheduled



Distribution graph for final schedule

## Lecture 10: Outline

- ✓ Introduction

- ✓ Essential issues


- High-level synthesis flow

- RTL architectures & synthesis models
- Resource- and time-constrained scheduling
- Variable/operation/connection merging (storage/FU/bus resource sharing)
- Chaining and multi-cycling
- Data and control pipelining

## Register Sharing


- Register sharing

- Grouping variables with non-overlapping lifetimes
- Sharing reduces connectivity cost




## General Partitioning Algorithm

- **Compatibility graph**
  - Compatibility:
    - Non-overlapping in time
    - Not using the same resource
  - Non-compatible:
    - Overlapping in time
    - Using the same resource
- **Priority**
  - Critical path
  - Same source, same destination




## Variable Merging for SRA



## Datapath with Shared Registers

- Variables combined into registers
- One functional unit for each operation

R1 = [ a, t1, x, t7 ]  
R2 = [ b, t2, y, t3, t5, t6 ]  
R3 = [ t4 ]



ECE382M.20: SoC Design, Lecture 10


© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

51

## Functional Unit Sharing

- Functional unit sharing

- Smaller number of FUs
- Larger connectivity cost




ECE382M.20: SoC Design, Lecture 10

© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner


52

## Operation Merging for SRA




## Datapath with Shared Registers and FUs

- Variables combined into registers
- Operations combined into functional units



## Connection Usage for SRA



ECE382M.20: SoC Design, Lecture 10


© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

55

## Connection Merging for SRA

- Combine connection not used at the same time
  - Priority to same source, same destination
  - Priority to maximum groups

	S0	S1	S2	S3	S4	S5	S6	S7
A								
B								
C		X	X					
D			X					
E		X	X					
F				X				
G				X				
H					X		X	
I					X	X		
J					X	X		
K						X	X	
L						X	X	
M	X							
N	X							



ECE382M.20: SoC Design, Lecture 10


© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

56

## Datapath with Shared Registers, FUs, Buses

- Minimal SRA architecture



- 3 registers
- 4 (2) functional units
- 4 buses



## Register Merging into RFs


- Register merging: port sharing

- Merge registers with non-overlapping access times
- No of ports is equal to simultaneous read/write accesses



## Datapath with Shared RF

- RF minimize connectivity cost by sharing ports



## Lecture 10: Outline

✓ Introduction



✓ Essential issues

- High-level synthesis flow

- ✓ RTL architectures & synthesis models
- ✓ Resource- and time-constrained scheduling
- ✓ Variable/operation/connection merging  
(storage/FU/bus resource sharing)
  - Chaining and multi-cycling
  - Data and control pipelining

## Datapath with Chaining

- Chaining connects two or more FUs
- Allows execution of two or more operation in a single clock cycle
- Improves performance at no cost



ECE382M.20: SoC Design, Lecture 10



© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

61

## Datapath with Chaining and Multi-Cycling

### • Multi-cycling

- Operations that take more than one cycle
- Allows use of slower FUs
- Allows faster clock-cycle



ECE382M.20: SoC Design, Lecture 10


© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

62


## Pipelining

- **Functional Unit pipelining**
  - Two or more operation executing at the same time
- **Datapath pipelining**
  - Two or more register transfers executing at the same time
- **Control Pipelining**
  - Two or more instructions generated at the same time



## Functional Unit Pipelining (1)



- Operation delay cut in "half"
- Shorter clock cycle
- Dependencies may delay some states
- Extra NO states reduce performance gain



## Functional Unit Pipelining (2)



Timing diagram with 4 additional NOP states


	S0	S1	S2	NO	S3	S4	S5	NO	S6	NO	S7	NO	S8
Read R1		a		b		t1	t1	X	t3		t5		t7
Read R2					t2	t2	-			t4		t6	
Read R3							max				+		max
ALU stage 1							min						max
ALU stage 2													max
Shifters													
Write R1		a			t1		X		t5		t6		t7
Write R2			b			t2		t3					
Write R3								t4					
Write Out													t7

ECE382M.20: SoC Design, Lecture 10


© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

65

## Datapath Pipelining (1)



- Register-to-register delay cut in “equal” parts
- Much shorter clock cycle
- Dependencies may delay some states
- Extra NOP states reduce performance gain





ECE382M.20: SoC Design, Lecture 10

© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

66

## Datapath Pipelining (2)



Timing diagram with additional NOP clock cycles

Cycles	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
Read R1		a				t1	t1		x			t5			x			t7
Read R2			b			t2	t2			t4		t4			t6			
Read R3						t1	t1		x			t5						
ALUIn(L)		a						max										
ALUIn(R)			b					min		>>3								
ALUOut				a					x									
Shifters									t3									
Write R1		a									t4							
Write R2			b									t5						
Write R3													t6					
Write Out																		t7


ECE382M.20: SoC Design, Lecture 10

© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

67

## Datapath and Control Pipelining (1)

- Fetch delay cut into several parts
- Shorter clock cycle
- Conditionals may delay some states
- Extra NOP states reduce performance gain




ECE382M.20: SoC Design, Lecture 10

© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

68

## Data and Control Pipelining (2)

- 3 NOP cycles for the branch
- 2 NOP cycles for data dependence



Timing diagram with additional NOP clock cycles

Cycle	0	1	2	3	4	5	6	7	8	9	10
Operation	Read PC	10	11	12	13	14	15	16	17	18	19
	Read CWR		S1	NO	NO	NO	NO	NO	S3		20
	Read RF(L)		a			c			x		
	Read RF(R)		b			d			1		
	Write ALUin(L)		a			c			x		
	Write ALUin(R)		b			d			1		
	Write ALUout					c+d			x-1		
	Write RF										y
	Write SR										
	Write PC	11	12	13	14/17	15	16	17	18	19	20

ECE382M.20: SoC Design, Lecture 10

© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

69

## Lecture 10: Summary

- **Synthesis techniques (binding)**
  - Variable merging (storage sharing)
  - Operation merging (FU sharing)
  - Connection merging (bus sharing)
- **Scheduling**
  - Metric constrained scheduling
- **Architecture techniques**
  - Chaining and Multi-Cycling
  - Data and Control Pipelining
  - Forwarding and Caching
- **Design automation (algorithms)**
  - Formalization / problem definition
  - Scheduling and binding combined?
    - If too complex, use partial order

ECE382M.20: SoC Design, Lecture 10

© 2021 A. Gerstlauer

70