

ECE382M.20: System-on-Chip (SoC) Design

Lecture 2 – Electronic System-Level (ESL) Design

*with sources from:
Christian Haubelt, Univ. of Erlangen-Nuremberg*

Andreas Gerstlauer
Electrical and Computer Engineering
University of Texas at Austin
gerstl@ece.utexas.edu




SoC Design Challenges


- **Complexity**
 - High degree of parallelism at various levels
- **Heterogeneity**
 - Of components
 - Of tools
- **Low-level communication mechanisms**
- **Programming model**



Programming Model?




Source: C. Haubelt, Univ. of Erlangen-Nuremberg




Lecture 2: Outline

- ✓ Introduction
- SoC design methodology
 - Electronic system-level design (ESL/SLD)
- System-level design process
 - Synthesis
 - Modeling
- Summary and conclusions


Electronic System-Level (ESL) Design




Classical System Design Flow




Hardware-Centric Design Cycle




Hardware-Centric Design Cycle



Electronic System-Level (ESL) Design Flow



New ESL Design Cycle



Design Methodologies

• Top down design


- Starts with functional system specification
 - Application behavior
 - Models of Computation (MoC)
- Successive refinement
- Connect the hardware and software design teams earlier in the design cycle.
- Allows hardware and software to be developed concurrently
- Goes through architectural mapping
- The hardware and software parts are either manually coded or obtained by refinement from higher model
- Ends with HW-SW co-verification and System Integration

• Platform based design


- Starts with architecting a processing platform for a given vertical application space
 - Semiconductor, ASSP vendors
- Enables rapid creation and verification of sophisticated SoC designs variants
- PBD uses predictable and pre-verified firm and hard blocks
- PBD reduces overall time-to-market
 - Shorten verification time
- Provides higher productivity through design reuse
- PBD allows derivative designs with added functionality
- Allows the user to focus on the part that differentiate his design

Source: Coware, Inc., 2005

Top-Down ESL Design Environment




Copyright © 1995-1999 SCRA Used with Permission



Lecture 2: Outline

- ✓ Introduction
- ✓ SoC design methodology
- **System-level design**
 - Synthesis
 - Modeling
- Summary and conclusions

Platform-Based System Synthesis




ECE382M.20: SoC Design, Lecture 2

© 2021 A. Gerstlauer

15

Resource Allocation

- **Resource allocation, i.e., select resources from a platform for implementing the application**




ECE382M.20: SoC Design, Lecture 2

© 2021 A. Gerstlauer

16

Process Binding

- **Process mapping, i.e., bind processes onto allocated computational resources**



ECE382M.20: SoC Design, Lecture 2

© 2021 A. Gerstlauer

17

Channel Routing

- **Channel mapping, i.e., assign channels to paths over busses and address spaces**




ECE382M.20: SoC Design, Lecture 2

© 2021 A. Gerstlauer

18

Design Space Exploration

- **Design Space Exploration is an iterative process:**
 - How can a single design point be evaluated?
 - How can the design space be covered during the exploration process?




Lecture 2: Outline

- ✓ Introduction
- ✓ SoC design methodology
- **System-level design**
 - ✓ Synthesis
 - Modeling
- Summary and conclusions

System Modeling

- **Design models are the basis for any design flow**
- **Design models as abstraction of a design instance**
 - Representation for validation and analysis
 - Specification for further implementation
 - Documentation & specification
- **System-level design models**
 - Support HW/SW co-design
 - Support early SoC architecture design
 - Support design space exploration
- **System-level design languages**
 - Capture system-level design and SoC models
 - Hardware and software


Modeling Concerns



Source: UC Berkeley, EECS249

Computation vs. Communication

- **Separation of concerns**
 - Flexibility in modeling, IP reuse
 - Design computation & communication separately




Source: Coware, Inc., 2005

ECE382M.20: SoC Design, Lecture 2

© 2021 A. Gerstlauer

23

Communication Models




Source: Coware, Inc., 2005

ECE382M.20: SoC Design, Lecture 2

© 2021 A. Gerstlauer

24

Transaction Level Modeling



The transaction level is a higher level of abstraction for communication

For SoC, communication is often the bottleneck

Source: Coware, Inc., 2005


ECE382M.20: SoC Design, Lecture 2

© 2021 A. Gerstlauer

25

TLM Details

- **Abstracted communication**
 - Detailed signal handshaking is reduced to series of generic events called “transactions”.
 - Blocks are interconnected via a bus model, and communicate through an API.
 - The bus model handles all the timing, and events on the bus can be used to trigger action in the peripherals.



Source: Coware, Inc., 2005

ECE382M.20: SoC Design, Lecture 2

© 2021 A. Gerstlauer

26

