

## ECE382M.20: System-on-Chip (SoC) Design

---

### Lecture 8 – HW/SW & Accelerator Interfacing

Andreas Gerstlauer  
Electrical and Computer Engineering  
University of Texas at Austin  
gerstl@ece.utexas.edu



## Lecture 8: Outline

---

- **Software interfacing**
  - Application mapping
  - Hardware abstraction layer (HAL)
  - Drivers
- **Hardware interfacing**
  - Accelerator & SoC architecture
  - Accelerator coupling
  - Zynq architecture

## Application Mapping


- **Identify modules to accelerate**

- Profiling, refactoring
- Communication, parallelism



- **Map modules to accelerators**

- Develop hardware abstraction layer (HAL)
- Develop drivers
- Define HW/SW interfaces
  - Address maps
  - Interrupts
  - ...



## Hardware Abstraction Layer (HAL)

- **Defines/provides an efficient interface to hardware while maintaining application code structure**

- From application, HW accelerator looks like a function call
- From HW accelerator, application looks like HW/buffer

- **Encapsulate HW/SW interaction, isolating hardware detail from application software**

- Synchronization, flow control, status queries
- Data transfer and communication

- **Enables mixture of hardware and software models**

- Selective use of hardware modules
- Debug and emulation

- **Support verification**

- Instrumentation to capture/replay HW stimuli/responses

Source: Steven Smith

## HAL Example

---

- **Application layer**

- Maps application function to lower driver layer

```
void appFunction1(int data1, int *data2, int data2Size)
{
    #if HAL_ENABLED
    #if HAL_INSTRUMENT
        fprintf(pfvStim, "halFunction1InputData1 = %d ;\n", data1) ;
    #endif

    Drv_checkReadyFunction1(TRUE);

    Drv_enqueueToFunction1Data1(data1);
    Drv_enqueueToFunction1Data2(data2, data2Size);

    Drv_startFunction1();
    Drv_waitFunction1();
    #else

    // ... Existing HLL application function code ...

    #endif
}
```

Source: Steven Smith

## Low-Level Driver

---

- **Synchronization**

- Hardware triggers
  - Write to special hardware address
- Polling or interrupts to wait for hardware
  - Read hardware flag
  - Interrupt service routine

- **Data transfers**

- Send input data to hardware and transfer results back
  - Write to/from hardware-accessible registers and/or memory
  - Data packing & formatting (HW vs. SW data structures, e.g. pointers)
  - Map between virtual and physical memory spaces

- **Kernel-level code for direct hardware/interrupt access**

- Linux kernel module
  - Interrupt service routines (ISRs) and root privileges

## Driver Example

```

volatile void *base;
void Drv_init(void)
{
    base = mmap(...); // map HW physical into virtual address
}

int Drv_waitReadyFunction1(int waitTillReady)
{
    int result;
    do {
        result = *((int*) base);
    } while (!result && waitTillReady);
    return result;
}

int Drv_enqueueToFunction1Data2(int *data2, int data2Size)
{
    int i;
    for (i=0; i < data2Size; i++)
    {
        // stream data into accelerator local memory
        *((int*) base)+4 = data2[i];
    }
}

```


Source: Steven Smith

ECE382M.20: SoC Design, Lecture 8

© 2021 A. Gerstlauer

7

## Accelerator Architecture & Interfacing




ECE382M.20: SoC Design, Lecture 8

© 2021 A. Gerstlauer

8

## SoC Architecture




ECE382M.20: SoC Design, Lecture 8

© 2021 A. Gerstlauer

9

## Accelerator Coupling (1)




ECE382M.20: SoC Design, Lecture 8

© 2021 A. Gerstlauer

10

## Accelerator Coupling (2)




ECE382M.20: SoC Design, Lecture 8

© 2021 A. Gerstlauer

11

## Accelerator Coupling (3)




ECE382M.20: SoC Design, Lecture 8


© 2021 A. Gerstlauer

12

## Accelerator Coupling (4)




## Zynq UltraScale+ Architecture



Zynq UltraScale+ MPSoC Technical Reference Manual, Figure 1-1: AXI Interconnect


## Zynq UltraScale+ Connectivity

- ① FPGA slaves
- ② Bus masters (via DMA Controller or FPGA masters)
- ③ I/O (one-way) coherent FPGA masters
- ④ Full (two-way) cache-coherent access port (ACP)
- ⑤ On-Chip RAM (OCM)



Zynq UltraScale+ MPSoc Technical Reference Manual, Figure 15-1: PS Interconnect

## Zynq UltraScale+ PS-PL Interfaces



Zynq UltraScale+ Technical Reference Manual, Figure 35-2: PS-PL AXI Interface Datapaths



## Zynq UltraScale+ Global Address Map

	32-bit	36-bit	40-bit
reserved			1 TB 0x100_0000_0000
PCIe High		256 GB	768 GB 0xC0_0000_0000
M_AXI_HPM1_FPD		256 GB	512 GB 0xA0_0000_0000
M_AXI_HPM0_FPD		224 GB	64 GB 0x10_0000_0000
DDR Memory Controller	32 GB		
PCIe	8 GB		
M_AXI_HPM1_FPD	4 GB		
M_AXI_HPM0_FPD	4 GB		
reserved	12 GB		4 GB 0x1_0000_0000
CSU, PMU, TCM, OCM	4 MB		
LPD Slaves	12 MB		
LPD Slaves, CoreSight Ext.	16 MB		
FPD Slaves	16 MB		
reserved	63 MB		
RPU LL port	1 MB		
CoreSight STMs	16 MB		
reserved	128 MB		
Lower PCIe	256 MB		
Quad-SPI	512 MB		3 GB 0xC000_0000
M_AXI_HPM1_FPD	256 MB		
M_AXI_HPM0_FPD	192 MB		
VCU Slave Interface	64 MB		2.5 GB 0xA000_0000
M_AXI_HPM0_LPD	512 MB		2 GB 0x8000_0000
DDR Memory Controller			1 GB 0x400_0000
			0

ECE382M.20: SoC Design.

Zynq UltraScale+ Technical Reference Manual, Figure 10-1: Global System Address Map

17