

ECE382M.20: System-on-Chip (SoC) Design

Lecture 12 – System Integration & Accelerator Interfacing

Andreas Gerstlauer

Electrical and Computer Engineering

The University of Texas at Austin

gerstl@ece.utexas.edu



The University of Texas at Austin


Chandra Department of Electrical
and Computer Engineering

Cockrell School of Engineering

Lecture 12: Outline

- **Hardware interfacing**
 - Accelerator & SoC architecture
 - Accelerator coupling
 - Zynq architecture
- **Software interfacing**
 - Application mapping
 - Hardware abstraction layer (HAL)
 - Drivers

Accelerator Architecture & Interfacing




ECE382M.20: SoC Design, Lecture 12

© 2023 A. Gerstlauer

3

Accelerator Architecture & Interfacing




ECE382M.20: SoC Design, Lecture 12

© 2023 A. Gerstlauer

4

SoC Architecture




ECE382M.20: SoC Design, Lecture 12

© 2023 A. Gerstlauer

5

Accelerator Coupling (1)




ECE382M.20: SoC Design, Lecture 12

© 2023 A. Gerstlauer

6

Accelerator Coupling (2)




ECE382M.20: SoC Design, Lecture 12

© 2023 A. Gerstlauer

7

Accelerator Coupling (3)




ECE382M.20: SoC Design, Lecture 12


© 2023 A. Gerstlauer

8

Accelerator Coupling (4)




Zynq UltraScale+ Architecture



Zynq UltraScale+ MPSoC Technical Reference Manual, Figure 1-1: AXI Interconnect


Zynq UltraScale+ Connectivity

- ① FPGA slaves
- ② Bus masters (via DMA Controller or FPGA masters)
- ③ I/O (one-way) coherent FPGA masters
- ④ Full (two-way) cache-coherent extensions (ACE)
- ⑤ I/O (one-way) APU-coherent accelerator access port (ACP)
- ⑥ On-Chip RAM (OCM)



Zynq UltraScale+ MPSoc Technical Reference Manual, Figure 15-1: PS Interconnect

Zynq UltraScale+ PS-PL Interfaces



LPD: Low-Power Domain (peripheral subsystem, can be turned off)

Zynq UltraScale+ Technical Reference Manual, Figure 35-2: PS-PL AXI Interface Datapaths

Zynq UltraScale+ Global Address Map

	32-bit	36-bit	40-bit
reserved			1 TB 0x100_0000_0000
PCIe High		256 GB	768 GB 0xC0_0000_0000
M_AXI_HPM1_FPD		256 GB	512 GB 0x80_0000_0000
M_AXI_HPM0_FPD		224 GB	64 GB 0x10_0000_0000
DDR Memory Controller	32 GB		
PCIe	8 GB		
M_AXI_HPM1_FPD	4 GB		
M_AXI_HPM0_FPD	4 GB		
reserved	12 GB		4 GB 0x1_0000_0000
CSU, PMU, TCM, OCM	4 MB		
LPD Slaves	12 MB		
LPD Slaves, CoreSight Ext.	16 MB		
FPD Slaves	16 MB		
reserved	63 MB		
RPU LL port	1 MB		
CoreSight STMs	16 MB		
reserved	128 MB		
Lower PCIe	256 MB		
Quad-SPI	512 MB		3 GB 0xC000_0000
M_AXI_HPM1_FPD	256 MB		
M_AXI_HPM0_FPD	192 MB		
VCU Slave Interface	64 MB		2.5 GB 0xA000_0000
M_AXI_HPM0_LPD	512 MB		2 GB 0x8000_0000
DDR Memory Controller			1 GB 0x400_0000
			0

ECE382M.20: SoC Design,

Zynq UltraScale+ Technical Reference Manual, Figure 10-1: Global System Address Map

13


Lecture 12: Outline

- ✓ **Hardware interfacing**
 - ✓ Accelerator & SoC architecture
 - ✓ Accelerator coupling
 - ✓ Zynq architecture
- **Software interfacing**
 - Application mapping
 - Hardware abstraction layer (HAL)
 - Drivers

Application Mapping


- **Identify modules to accelerate**

- Profiling, refactoring
- Communication, parallelism



- **Map modules to accelerators**

- Develop hardware abstraction layer (HAL)
- Develop drivers
- Define HW/SW interfaces
 - Address maps
 - Interrupts
 - ...



Hardware Abstraction Layer (HAL)

- **Defines/provides an efficient interface to hardware while maintaining application code structure**
 - From application, HW accelerator looks like a function call
 - From HW accelerator, application looks like HW/buffer
- **Encapsulate HW/SW interaction, isolating hardware detail from application software**
 - Synchronization, flow control, status queries
 - Data transfer and communication
- **Enables mixture of hardware and software models**
 - Selective use of hardware modules
 - Debug and emulation
- **Support verification**
 - Instrumentation to capture/replay HW stimuli/responses

Source: Steven Smith

HAL Example

- **Application layer**

- Maps application function to lower driver layer

```
void appFunction1(int data1, int *data2, int data2Size)
{
    #if HAL_ENABLED
    #if HAL_INSTRUMENT
        fprintf(pfvStim, "halFunction1InputData1 = %d ;\n", data1) ;
    #endif

    Drv_checkReadyFunction1(TRUE);

    Drv_enqueueToFunction1Data1(data1);
    Drv_enqueueToFunction1Data2(data2, data2Size);

    Drv_startFunction1();
    Drv_waitFunction1();
    #else

    // ... Existing HLL application function code ...

    #endif
}
```

Source: Steven Smith

Low-Level Driver

- **Synchronization**

- Hardware triggers
 - Write to special hardware address
- Polling or interrupts to wait for hardware
 - Repeatedly poll hardware flag
 - Wait for asynchronous hardware interrupt

- **Data transfers**

- Send input data to hardware and transfer results back
 - Write to/from hardware-accessible registers and/or memory
 - Data packing & formatting (HW vs. SW data structures, e.g. pointers)
 - Map between virtual and physical memory spaces

- **Kernel-level code for direct hardware/interrupt access**

- Interrupt service routines (ISRs)
- Kernel-level I/O

Driver Example

```
volatile void *base;
void Drv_init(void)
{
    base = mmap(...); // map HW physical into virtual address
}

int Drv_waitReadyFunction1(int waitTillReady)
{
    int result;
    do {
        result = *((int*) base);
    } while (!result && waitTillReady) ;
    return result ;
}

int Drv_enqueueToFunction1Data2(int *data2, int data2Size)
{
    int i;
    for (i=0; i < data2Size ; i++)
    {
        // stream data into accelerator local memory
        *((int*) base)+4) = data2[i];
    }
}
```

Source: Steven Smith

Linux Drivers

- **Built-in drivers and kernel mechanisms**
 - Memory-mapped I/O
 - Access to physical memory addresses via `/dev/mem`
 - Use `mmap()` to map physical into virtual address space
- **Custom driver as loadable kernel module**
 - Interrupt service routines (ISRs)
 - Root privileges for special (e.g. non memory-mapped) I/O

Anatomy of a Linux Kernel Driver

- **Device tree**
 - Read by the kernel on boot
 - Allows adding devices into pre-compiled kernel
 - Each device supported by a driver
 - Compiled-in or loaded dynamically as kernel module
 - Device tree tells kernel what drivers to load
 - If a driver is not available, device gets ignored
- **Kernel module**
 - Dynamically loadable kernel code (driver)
 - Manually (`insmod`) or automatically (`modprobe`) loaded
 - Standard interface for registering with kernel

Device Tree

- **Device tree entry (fpga0 device)**

```

amba_p1: amba_p1@0 {
    #address-cells = <0x2>;
    #size-cells = <0x2>;
    compatible = "simple-bus";
    ranges;

    fpga0: fpga0@a0000000 {
        compatible = "ece382m, fpga";
        reg = < 0x0 0xa0000000 0x0 0x00000100
              0x0 0xa0800000 0x0 0x00010000 >;
        interrupt-parent = < &gic >;
        interrupts = < 0x0 89 0x4 >;
    };
};

```

64-bit (2x32) addresses

Kernel driver match

2 address ranges

1 interrupt (IRQ 89+32=121)

Kernel Module

• Module initialization and registration

```

static struct of_device_id fpga_drv_of_match[] = {
    { .compatible = "ece382m,fpga", }, { },
};
MODULE_DEVICE_TABLE(of, fpga_drv_of_match);
Device tree match

static struct platform_driver fpga_driver = {
    .driver = {
        .name = "fpga",
        .owner = THIS_MODULE,
        .of_match_table = fpga_drv_of_match,
    },
    .probe = fpga_drv_probe,
    .remove = fpga_drv_remove,
};
Driver data structure

static int __init fpga_init_module(void) {
#ifdef DEBUG
    printk("FPGA Interface Module\n");
    printk(KERN_INFO "\nfpga_drv: FPGA Driver Loading.\n");
#endif

    return platform_driver_register(&fpga_driver);
}
Load module
-> Triggers probe if device tree/module match

module_init(fpga_init_module);
Register module

```

Kernel Module

• Device probing, part 1 (install /dev/fpga device)

```

struct file_operations fpga_fops = {
    .owner=   THIS_MODULE,
    .read   = fpga_readl,
    .write  = fpga_writel,
    .unlocked_ioctl = fpga_ioctll,
    .open   = fpga_openl,
    .release = fpga_releasel,
    .fsync  = fpga_fasyncl,
};
Device operations

static struct miscdevice fpga_miscdev = {
    .minor =   MISC_DYNAMIC_MINOR,
    .name =   "fpga",
    .fops =   &fpga_fops,
};
Misc device
(major 10, minor set by kernel)

static int fpga_drv_probe (struct platform_device *pdev) {
    int rv;
    struct resource *r_reg; /* IO register resources */
    struct resource *r_mem; /* IO memory resources */

    if (misc_register(&fpga_miscdev)) {
        dev_err(dev, "fpga_drv: unable to register device. ABORTING!\n");
        return -EBUSY;
    }
    ...
}
Register device

```

Kernel Module

• Device probing, part 2 (register resources)

```

...
l.reg_ptr = devm_platform_get_and_ioremap_resource(pdev, 0, &r_reg);
if (IS_ERR(l.reg_ptr)) {
    dev_err(dev, "fpga_drv: Unable to map FPGA registers.\n");
    return PTR_ERR(l.reg_ptr);
}
l.mem_ptr = devm_platform_get_and_ioremap_resource(pdev, 1, &r_mem);
if (IS_ERR(l.mem_ptr)) {
    dev_err(dev, "fpga_drv: Unable to map FPGA memory.\n");
    return PTR_ERR(l.mem_ptr);
}
...

l.irq = platform_get_irq(pdev, 0);
if (l.irq < 0) {
    dev_info(dev, "fpga_drv: no IRQ found\n");
    return l.irq;
}
rv = devm_request_irq(dev, l.irq, &fpga_int_handler, 0, "fpga", NULL);
if (rv) {
    dev_err(dev, "fpga_drv: Can't get interrupt %d: %d\n", l.irq, rv);
    return rv;
}
...

```

Get and map
1st addr. region
from device tree

Get and map
2nd addr. region
from device tree

Get 1st IRQ no.
from device tree

Install handler
(default is level-sensitive)

Kernel Module

• Device probing, part 3 (install /proc/fpga device)

```

...
l.fpga_interrupt_file = proc_create("fpga", 0444, NULL, &proc_ops);
if (l.fpga_interrupt_file == NULL)
{
    dev_err(dev, "fpga_drv: create /proc entry returned NULL. ABORTING!\n");
    return -EBUSY;
}

dev_info(dev, "fpga_drv: %s %s Initialized\n", fpga_NAME, fpga_VERSION);
return 0;
}

static const struct proc_ops proc_ops = {
    .proc_open = proc_open_fpga_interrupt,
    .proc_read = seq_read,
    .proc_lseek = seq_lseek,
    .proc_release = single_release,
};

static int proc_read_fpga_interrupt(struct seq_file *f, void *v) {
    seq_printf(f, "Total number of interrupts %19i\n", interruptcount);
    return 0;
}

static int proc_open_fpga_interrupt(struct inode *inode, struct file *file) {
    return single_open(file, proc_read_fpga_interrupt, NULL);
}

```

/proc operations

Register special file on open

Kernel Module

- `ioctl` operations

```
static long fpga_ioctl1(struct file *file, unsigned int cmd, unsigned long arg){
    int retval = 0;
    unsigned long value;
    unsigned int command_type;
    unsigned int offset;
    volatile unsigned int *access_addr;

#ifdef DEBUG
    printk(KERN_INFO "\nfpga_drv: Inside fpga_ioctl1 \n");
#endif

    offset = ~COMMAND_MASK & cmd & FPGA_MASK;
    if(offset > FPGA_SIZE) retval=-EINVAL;

    command_type = COMMAND_MASK & cmd;
    switch(command_type)
    {
        case 0: // read
            if(!access_ok((unsigned int *)arg, sizeof(int)))    Read from register and
                return -EFAULT;                                copy to user space

            value = readl((volatile unsigned int *)&l.reg_ptr[offset]);
            put_user(value, (unsigned long*)arg);
            break;

        ...
    }
}
```

Kernel Module

- `/dev/fpga` file operations

```
static ssize_t fpga_writel(struct file *f, const char __user *buf,
                          size_t count, loff_t *off) {    File write operation
    int not_copied;

#ifdef DEBUG
    printk(KERN_INFO "\nfpga_drv: receive write command to fpga \n");
#endif

    not_copied = copy_from_user((void *)l.mem_ptr, buf, count);    Copy from user space
    return count - not_copied;    and write to memory
}

static ssize_t fpga_readl(struct file *filp, char __user *buf,
                          size_t count, loff_t *offp) {    File read operation
    int not_copied;

#ifdef DEBUG
    printk(KERN_INFO "\nfpga_drv: receive read command from fpga \n");
#endif

    not_copied = copy_to_user(buf, (void *)l.mem_ptr, count);    Read from memory and
    return count - not_copied;    copy to user space
}
```

Kernel Module

• Interrupt handling

```

static irqreturn_t fpga_int_handler(int irq, void *lp) {           Interrupt handler
    interruptcount++;

#ifdef DEBUG
    printk(KERN_INFO "\nfpga_drv: Interrupt detected in kernel \n");
#endif

    writel(0ul, (volatile unsigned int *)&l.reg_ptr[3]);        Acknowledge interrupt


    kill_fasync(&l.fasync_fpga_queue, SIGIO, POLL_IN);          Signal user application

    return IRQ_HANDLED;
}

static int fpga_fasync1(int fd, struct file *filp, int on) {      File operation to
#ifdef DEBUG                                                    register user-level
    printk(KERN_INFO "\nfpga_drv: Inside fpga_fasync \n");      signal notifications with
#endif                                                         /dev/fpga device
    return fasync_helper(fd, filp, on, &l.fasync_fpga_queue);
}

```

DMA or Bus-Mastering Accelerator



- **Data sharing through DRAM**
 - DRAM address space
- **Virtual memory in CPU**
 - Address translation
 - Non-contiguous in DRAM
- **Accelerator/DMA is virtual**
 - IO-MMU (SMMU in Zynq)
- **Reserved DRAM space**
 - mem=x kernel command line
 - mmap() / ioremap()
- **Contiguous memory allocator**
 - Reserved CMA pool (cma=x)
 - dma_alloc_coherent() / dma_map_single()
 - dma_mmap_coherent()

<https://www.kernel.org/doc/Documentation/DMA-API-HOWTO.txt>