

Instruction list and brief description

aba	8-bit add RegA=RegA+RegB	cpd	16-bit compare RegD with memory
abx	unsigned add RegX=RegX+RegB	cpx	16-bit compare RegX with memory
aby	unsigned add RegY=RegY+RegB	cpy	16-bit compare RegY with memory
adca	8-bit add with carry to RegA	daa	8-bit decimal adjust accumulator
adcb	8-bit add with carry to RegB	dbeq	decrement and branch if result=0 dbeq Y,loop
adda	8-bit add to RegA	dbne	decrement and branch if result#0 dbne A,loop
addb	8-bit add to RegB	dec	8-bit decrement memory
addd	16-bit add to RegD	deca	8-bit decrement RegA
anda	8-bit logical and to RegA	decb	8-bit decrement RegB
andb	8-bit logical and to RegB	des	16-bit decrement RegSP
andcc	8-bit logical and to RegCC	dex	16-bit decrement RegX
asl/lsl	8-bit left shift Memory	dey	16-bit decrement RegY
asla/lsla	8-bit left shift RegA	ediv	RegY=(Y:D)/RegX, unsigned divide
aslb/lslb	8-bit arith left shift RegB	edivs	RegY=(Y:D)/RegX, signed divide
asld/lslD	16-bit left shift RegD	emac	16 by 16 signed mult, 32-bit add
asr	8-bit arith right shift Memory	emaxd	16-bit unsigned maximum in RegD
asra	8-bit arith right shift to RegA	emaxm	16-bit unsigned maximum in memory
asrb	8-bit arith right shift to RegB	emind	16-bit unsigned minimum in RegD
bcc	branch if carry clear	eminm	16-bit unsigned minimum in memory
bclr	bit clear in memory bclr PTT,#\$01	emul	RegY:D=RegY*RegD unsigned mult
bcs	branch if carry set	emuls	RegY:D=RegY*RegD signed mult
beq	branch if result is zero (Z=1)	eora	8-bit logical exclusive or to RegA
bge	branch if signed \geq	eorb	8-bit logical exclusive or to RegB
bgnd	enter background debug mode	etbl	16-bit look up and interpolation
bgt	branch if signed $>$	exg	exchange register contents exg X,Y
bhi	branch if unsigned $>$	fdiv	unsigned fract div, $X=(65536*D)/X$
bhs	branch if unsigned \geq	ibeq	increment and branch if result=0 ibeq Y,loop
bita	8-bit and with RegA, sets CCR	ibne	increment and branch if result#0 ibne A,loop
bitb	8-bit and with RegB, sets CCR	idiv	16-bit unsigned div, $X=D/X$, $D=\text{rem}$
ble	branch if signed \leq	idivs	16-bit signed divide, $X=D/X$, $D=\text{rem}$
blo	branch if unsigned $<$	inc	8-bit increment memory
bls	branch if unsigned \leq	inca	8-bit increment RegA
blt	branch if signed $<$	incb	8-bit increment RegB
bmi	branch if result is negative (N=1)	ins	16-bit increment RegSP
bne	branch if result is nonzero (Z=0)	inx	16-bit increment RegX
bpl	branch if result is positive (N=0)	iny	16-bit increment RegY
bra	branch always	jmp	jump always
brclr	branch if bits are clear brclr PTT,#\$01,loop	jsr	jump to subroutine
brn	branch never	lbcc	long branch if carry clear
brset	branch if bits are set brset PTT,#\$01,loop	lbcs	long branch if carry set
bset	bit set clear in memory bset PTT,#\$04	lbeq	long branch if result is zero
bsr	branch to subroutine	lbge	long branch if signed \geq
bvc	branch if overflow clear	lbgt	long branch if signed $>$
bvs	branch if overflow set	lbhi	long branch if unsigned $>$
call	subroutine in expanded memory	lbhs	long branch if unsigned \geq
cba	8-bit compare RegA with RegB	lble	long branch if signed \leq
clc	clear carry bit, C=0	lblo	long branch if unsigned $<$
cli	clear I=0, enable interrupts	lbls	long branch if unsigned \leq
clr	8-bit memory clear	blt	long branch if signed $<$
clra	RegA clear	lbmi	long branch if result is negative
clrb	RegB clear	lbne	long branch if result is nonzero
clv	clear overflow bit, V=0	lbpl	long branch if result is positive
cmpa	8-bit compare RegA with memory	lbra	long branch always
cmpb	8-bit compare RegB with memory	lbrn	long branch never
com	8-bit logical complement to memory	lbvc	long branch if overflow clear
coma	8-bit logical complement to RegA	lbvs	long branch if overflow set
comb	8-bit logical complement to RegB		

ldaa	8-bit load memory into RegA	rora	8-bit roll shift right RegA
ldab	8-bit load memory into RegB	rorb	8-bit roll shift right RegB
ldd	16-bit load memory into RegD	rtc	return sub in expanded memory
lds	16-bit load memory into RegSP	rti	return from interrupt
ldx	16-bit load memory into RegX	rts	return from subroutine
ldy	16-bit load memory into RegY	sba	8-bit subtract RegA-RegB
leas	16-bit load effective addr to SP	sbca	8-bit sub with carry from RegA
leax	16-bit load effective addr to X	sbc	8-bit sub with carry from RegB
leay	16-bit load effective addr to Y	sec	set carry bit, C=1
lsr	8-bit logical right shift memory	sei	set I=1, disable interrupts
lsra	8-bit logical right shift RegA	sev	set overflow bit, V=1
lsrb	8-bit logical right shift RegB	sex	sign extend 8-bit to 16-bit reg sex B,D
lsrd	16-bit logical right shift RegD	staa	8-bit store memory from RegA
maxa	8-bit unsigned maximum in RegA	stab	8-bit store memory from RegB
maxm	8-bit unsigned maximum in memory	std	16-bit store memory from RegD
mem	determine the membership grade	sts	16-bit store memory from SP
mina	8-bit unsigned minimum in RegA	stx	16-bit store memory from RegX
minm	8-bit unsigned minimum in memory	sty	16-bit store memory from RegY
movb	8-bit move memory to memory	suba	8-bit sub from RegA
	movb #100,PTT	subb	8-bit sub from RegB
movw	16-bit move memory to memory	subd	16-bit sub from RegD
	movw #13,SCIBD	swi	software interrupt, trap
mul	RegD=RegA*RegB	tab	transfer A to B
neg	8-bit 2's complement negate memory	tap	transfer A to CC
nega	8-bit 2's complement negate RegA	tba	transfer B to A
negb	8-bit 2's complement negate RegB	tbeq	test and branch if result=0 tbeq Y,loop
oraa	8-bit logical or to RegA	tbl	8-bit look up and interpolation
orab	8-bit logical or to RegB	tbne	test and branch if result#0 tbne A,loop
orcc	8-bit logical or to RegCC	tfr	transfer register to register tfr X,Y
psha	push 8-bit RegA onto stack	tpa	transfer CC to A
pshb	push 8-bit RegB onto stack	trap	illegal instruction interrupt
pshc	push 8-bit RegCC onto stack	trap	illegal op code, or software trap
pshd	push 16-bit RegD onto stack	tst	8-bit compare memory with zero
pshx	push 16-bit RegX onto stack	tsta	8-bit compare RegA with zero
pshy	push 16-bit RegY onto stack	tstb	8-bit compare RegB with zero
pula	pop 8 bits off stack into RegA	tsx	transfer S to X
pulb	pop 8 bits off stack into RegB	tsy	transfer S to Y
pulc	pop 8 bits off stack into RegCC	txs	transfer X to S
puld	pop 16 bits off stack into RegD	tys	transfer Y to S
pulx	pop 16 bits off stack into RegX	wai	wait for interrupt
puly	pop 16 bits off stack into RegY	wav	weighted Fuzzy logic average
rev	Fuzzy logic rule evaluation	xgdx	exchange RegD with RegX
revw	weighted Fuzzy rule evaluation	xgdy	exchange RegD with RegY
rol	8-bit roll shift left Memory		
rola	8-bit roll shift left RegA		
rolb	8-bit roll shift left RegB		
ror	8-bit roll shift right Memory		

Pseudo op meaning

org		Specific absolute address to put subsequent object code
=	equ	Define a constant symbol
set		Define or redefine a constant symbol
dc.b	db fcb .byte	Allocate byte(s) of storage with initialized values
fcc		Create an ASCII string (no termination character)
dc.w	dw fdb .word	Allocate word(s) of storage with initialized values
dc.l	dl .long	Allocate 32-bit long word(s) of storage with initialized values
ds	ds.b rmb .blkb	Allocate bytes of storage without initialization
ds.w	.blkw	Allocate bytes of storage without initialization
ds.l	.blk1	Allocate 32-bit words of storage without initialization