Instruction list and brief description

aba 8-bit add RegA=RegA+RegB unsigned add RegX=RegX+RegB abx aby unsigned add RegY=RegY+RegB 8-bit add with carry to RegA adca adcb 8-bit add with carry to RegB adda 8-bit add to RegA 8-bit add to RegB addb addd 16-bit add to RegD addd16-bit add to RegDabne A, 100panda8-bit logical and to RegAdec8-bit decrement memoryandb8-bit logical and to RegBdeca8-bit decrement RegAandcc8-bit logical and to RegCCdecb8-bit decrement RegBasl/lsl8-bit left shift Memorydes16-bit decrement RegSPasla/lsla8-bit left shift RegAdex16-bit decrement RegXaslb/lslb8-bit arith left shift RegBdey16-bit decrement RegYasld/lsld16-bit left shift RegDedivRegY=(Y:D)/RegX, unsigned divide asr8-bit arith right shift Memory
asraedivRegr=(F:D)/RegX, unsigned divide
edivsasr8-bit arith right shift to RegA
asrbedivRegr=(Y:D)/RegX, signed divide
emacsasrb8-bit arith right shift to RegB
bccbit arith right shift to RegB
branch if carry clearemacs

 bcc
 branch if carry clear
 emaxm 16-bit unsigned maximum in memory

 bclr
 bit clear in memory
 emind 16-bit unsigned minimum in RegD

 bclr
 bclr PTT, #\$01
 emind 16-bit unsigned minimum in memory

 bcs
 branch if carry set
 emul RegY:D=RegY*RegD unsigned mult

 beq
 branch if signed ≥
 eora
 8-bit logical exclusive or to RegA

 bgd
 branch if signed >
 etbl
 16-bit look up and interpolation

 bhs
 branch if unsigned >
 exchange register contents

 bhs branch if unsigned ≥ bits 8-bit and with RegB, sets CCR fdiv unsigned fract div, X=(65536*D)/X bitb 8-bit and with RegB, sets CCR ibeq increment and branch if result=0 ble branch if signed \leq branch if unsigned < blo bls branch if unsigned ≤ blt branch if signed < bmi branch if result is negative (N=1) bmi branch if result is nonzero (Z=0) bmi branch if result is positive (N=0) branch always branch always branch always branch always branch if unsigned a idiv 16-bit unsigned div, X=D/X, D=rem idiv 16-bit signed divide, X=D/X, D=rem idiv 16-bit increment memory branch always inc 8-bit increment RegR branch always bra brclr branch if bits are clear brclr PTT,#\$01,loop brn branch never brset branch if bits are set brset branch if bits are set brset bit set clear in memory bset PTT,#\$01,loop bset bit set clear in memory bset PTT,#\$04 br branch to subroutine br branch to subroutine br branch if overflow clear branch if overflow set call subroutine in expanded memory cba 8-bit compare RegA with RegB clc clear carry bit, C=0 cli clear I=0, enable interrupts brclr branch if bits are clear clear I=0, enable interruptslblolong branch if unsigned <</td>8-bit memory clearlblslong branch if unsigned ≤ cli clr clra RegA clear clrb RegB clear clear overflow bit, V=0 clv CityCitear overflow bit, v=0The fong branch if result is nonzerocmpa8-bit compare RegA with memorylbpllong branch if result is positivecmpb8-bit compare RegB with memorylbralong branch always Comp 8-bit logical complement to memory
coma 8-bit logical complement to RegAIbrn long branch never
lbvc long branch if overflow clearcomb 8-bit logical complement to RegBlbvs long branch if overflow set

cpd 16-bit compare RegD with memory 16-bit compare RegX with memory срх 16-bit compare RegY with memory сру daa 8-bit decimal adjust accumulator dbeq decrement and branch if result=0 dbeq Y,loop decrement and branch if result≠0 dbne dbne A.loop exq X,Y ibeq Y,loop ibne increment and branch if result≠0 ibne A.loop incb 8-bit increment RegB ins 16-bit increment Reg 16-bit increment RegSP long branch if result is zero long branch if unsigned ≤ lblt long branch if signed < lbmi long branch if result is negative long branch if result is nonzero lbne

Idaa8-bit load memory into RegArora8-bit roll shift right RegAldab8-bit load memory into RegBrorb8-bit roll shift right RegBlda16-bit load memory into RegDrtcreturn sub in expanded memorylds16-bit load memory into RegSPrtireturn from interruptldx16-bit load memory into RegXrtsreturn from subroutineldy16-bit load memory into RegYsba8-bit subtract RegA-RegB leas 16-bit load effective addr to SP sbca 8-bit sub with carry from RegA leas 16-bit load effective addr to X sbcb 8-bit sub with carry from RegB leay 16-bit load effective addr to Y sec set carry bit, C=1 sei lsr 8-bit logical right shift memory set I=1, disable interrupts lsra 8-bit logical right shift RegA sev set overflow bit, V=1 sex lsrb 8-bit logical right shift RegB sign extend 8-bit to 16-bit reg lsrd 16-bit logical right shift RegD maxm 8-bit unsigned maximum in RegA staa 8-bit store memory from RegA mem determine the membership grade std 16-bit store memory from RegB sex B,D mem determine the membership grade mina 8-bit unsigned minimum in RegA 16-bit store memory from RegD sta 10-bit store memory from SP stx 16-bit store memory from RegX minm 8-bit unsigned minimum in memory
movb 8-bit move memory to memory sty 16-bit store memory suba 8-bit sub from RegA 16-bit store memory from RegY movb #100,PTT movw 16-bit move memory to memory subb 8-bit sub from RegB movw #13,SCIBD subd 16-bit sub from RegD RegD=RegA*RegB swi software interrupt, trap mul 8-bit 2's complement negate memory tab transfer A to B neq tap tba nega 8-bit 2's complement negate RegA transfer A to CC 8-bit 2's complement negate RegB negb transfer B to A oraa 8-bit logical or to RegA tbeq test and branch if result=0 orab 8-bit logical or to RegB tbeq Y,loop orcc 8-bit logical or to RegCC tbl tbrc push 8-bit RegA onto stack 8-bit look up and interpolation psha tbne test and branch if result≠0 pshb push 8-bit RegB onto stack tbne A,loop pshc push 8-bit RegCC onto stack tfr transfer register to register push 16-bit RegD onto stack tfr X,Y pshd tpa pshx push 16-bit RegX onto stack transfer CC to A pshy push 16-bit RegY onto stack trap illegal instruction interrupt trap illegal op code, or software trap tst 8-bit compare memory with zero pula pop 8 bits off stack into RegA pulb pop 8 bits off stack into RegB tsta 8-bit compare RegA with zero pulc pop 8 bits off stack into RegCC puld pop 16 bits off stack into RegD tstb 8-bit compare RegB with zero pulx pop 16 bits off stack into RegX tsx tsy transfer S to X pop 16 bits off stack into RegY transfer S to Y pulv Fuzzy logic rule evaluation txs transfer X to S rev tys wai revw weighted Fuzzy rule evaluation transfer Y to S 8-bit roll shift left Memory rol wait for interrupt rola 8-bit roll shift left RegA rolb 8-bit roll shift left RegB ror 8-bit roll shift right Memory wav weighted Fuzzy logic average xgdx exchange RegD with RegX xgdy exchange RegD with RegY exchange RegD with RegY

Pseu	Pseudo op			meaning
org	-			Specific absolute address to put subsequent object code
=	equ			Define a constant symbol
set				Define or redefine a constant symbol
dc.b	db	fcb	.byte	Allocate byte(s) of storage with initialized values
fcc				Create an ASCII string (no termination character)
dc.w	dw	fdb	.word	Allocate word(s) of storage with initialized values
dc.l	dl		.long	Allocate 32-bit long word(s) of storage with initialized values
ds	ds.l	b rmb	.blkb	Allocate bytes of storage without initialization
ds.w			.blkw	Allocate bytes of storage without initialization
ds.l			.blkl	Allocate 32-bit words of storage without initialization
				C C