

EE382N.23: Embedded System Design and Modeling



Lecture 6 – System-Level Design Languages

Andreas Gerstlauer
Electrical and Computer Engineering
University of Texas at Austin
gerstl@ece.utexas.edu



Lecture 6: Outline


- **System-level design languages**
 - Goals, requirements
 - Fundamental principles of language design
- **The SystemC language**
 - Core language
 - Data types and channels
- **Language semantics**
 - Discrete-event model of computation (MoC)
 - Simulation semantics



Languages

- **Represent models in machine-readable form**
 - At different levels of abstraction
 - Apply algorithms and tools
 - Automatic refinement, analysis, synthesis, simulation
- **Syntax defines grammar**
 - Possible strings over an alphabet
 - Textual or graphical
- **Semantics defines meaning**
 - Execution/simulation model
 - Operational or denotational

Models vs. Languages




- **Computation models describe system behavior**
 - Conceptual notion, e.g., recipe, sequential program
- **Languages capture models**
 - Concrete form, e.g., English, C
- **Variety of languages can capture one model**
 - E.g., sequential program model → C, C++, Java
- **One language can capture variety of models**
 - E.g., C++ → sequential program model, object-oriented model, state machine model
- **Certain languages better at capturing certain models**

Source: T. Givargis, F. Vahid. "Embedded System Design", Wiley 2002.

Simulation vs. Synthesis

- **Ambiguous semantics of languages**



- **Simulatable but not synthesizable or verifiable**

- Impossible to automatically discern implicit meaning
- Need explicit set of constructs

Source: D. Gajski, UC Irvine

Software Programming Languages

- **Imperative programming models**

- Statements that manipulate program state, control flow
- Sequential programming languages [C, C++, ...]
 - Van Neuman semantics

- **Declarative programming models**

- Rules for data manipulation, data flow
- Functional programming [Haskell, Lisp, Excel]
- Logic programming [Prolog]

- **No concurrency, structure or time**

- Sequential behavior at task/block level
- Implicit or explicit operation-level parallelism

Hardware Design Languages

- **Netlists**
 - Structure only: components and connectivity
 - Gate-level [EDIF], system-level [SPIRIT/XML]
- **Hardware description languages (HDLs)**
 - Event-driven behavior: signals/wires, clocks
 - Register-transfer level (RTL): boolean logic
 - Discrete event [VHDL, Verilog]
- **System-level design languages (SLDLs)**
 - Software behavior: sequential functionality/programs
 - C-based, event-driven [SpecC, SystemC, SystemVerilog]
- **Structural (block-level) concurrency and time**
 - Purely behavioral (task-level) concurrency?

System-Level Design Languages (SLDLs)

- **Requirements**

	C	C++	Java	VHDL	Verilog	SystemC	Statecharts	SpecCharts	SpecC
Behavioral hierarchy	○	○	○	○	○	○	○	●	●
Structural hierarchy	○	○	○	●	●	●	○	○	●
Concurrency	○	○	◐	●	●	●	●	●	●
Synchronization	○	○	◐	●	●	●	●	●	●
Exception handling	◐	●	●	○	●	○	◐	●	●
Timing	○	○	○	●	●	●	◐	◐	●
State transitions	○	○	○	○	○	○	●	●	●
Composite data types	●	●	●	●	◐	●	○	●	●

○ not supported

◐ partially supported

● supported

System-Level Design Languages (SLDLs)

- **C/C++**
 - ANSI standard programming languages, software design
 - Traditionally used for system design because of practicality, availability
- **SpecC**
 - C extension
 - Developed at UC Irvine, standard by SpecC Technology Open Consortium (STOC)
- **SystemC**
 - C++ API and class library
 - Initially developed at UC Irvine, standard by Open SystemC Initiative (OSCI)
- **SystemVerilog**
 - Verilog with C extensions for testbench development
- **Matlab/Simulink**
 - Specification and simulation in engineering, algorithm design
- **Unified Modeling Language (UML)**
 - Requirements specification, no execution semantics, graphical
 - Extensible (meta-modeling), MARTE & SysML profiles for real-time/embedded/arch
- **IP-XACT**
 - XML schema for IP component documentation, standard by SPIRIT consortium
- **Rosetta (formerly SLDL)**
 - Formal specification of constraints, requirements
- **SDL**
 - Telecommunication area, standard by ITU
- ...

System-Level Design Languages (SLDLs)


- **Goals**
 - **Executability**
 - Validation through simulation
 - **Synthesizability**
 - Implementation in HW and/or SW
 - Support for IP reuse
 - **Modularity**
 - Hierarchical composition
 - Separation of concepts
 - **Completeness**
 - Support for all concepts found in embedded systems
 - **Orthogonality**
 - Orthogonal constructs for orthogonal concepts
 - Minimality
 - **Simplicity**

Separation of Concerns

- **Address separate issues independently**
 - Fundamental principle in modeling of systems
 - Fundamental principle in language design
- **System-Level Design Language (SLDL)**
 - Orthogonal concepts
 - Orthogonal constructs
- **System-level modeling**
 - Computation
 - encapsulated in modules / behaviors
 - Communication
 - encapsulated in channels


Computation vs. Communication

Traditional model



- Processes and signals
- Mixture of computation and communication
- Automatic replacement impossible

SLDL model




- Processes and channels
- Separation of computation and communication
- Plug-and-play

Computation vs. Communication


- **Protocol Inlining**

- Specification model
- Exploration model



- Computation in behaviors
- Communication in channels


- **Implementation model**




- Channel disappears
- Communication inlined into behaviors
- Wires exposed

Computation vs. Communication

- **Layered communication**




- **Protocol inlining with hierarchical channel**



Lecture 6: Outline

- ✓ **System design languages**
 - ✓ Goals, requirements
 - ✓ Fundamental principles of language design
- **The SystemC language**
 - Core language
 - Data types and channels
- **Language semantics**
 - Discrete-event model of computation (MoC)
 - Simulation semantics


SystemC Class Library Structure



Source: M. Radetzki, Univ. of Stuttgart


The SystemC Language

- **SystemC structural hierarchy**
 - Modules
 - Ports and variables
 - Channels* and interfaces*
- **SystemC behavioral hierarchy**
 - Parallel leaf processes
 - SC_METHOD (combinatorial)
 - SC_THREAD (behavior)



* SystemC 2.0

SystemC Structure



+ Bit-true data types

Source: M. Radetzki, Univ. of Stuttgart

Modules and Ports

```
// file adder.h
```

```
#include "systemc.h"
```

```
SC_MODULE(Adder)
```

```
{
  sc_in<int> x;
  sc_in<int> y;
  sc_out<int> s;
  ...
};
```


usage of SystemC library

name of the module

input and output ports, named x, y, s

port data type

important (otherwise, strange error messages from C++ compiler)



Source: M. Radetzki

EE382N.23: Embedded Sys Dsgn/Modeling, Lecture 6

© 2019 A. Gerstlauer

21

SC_METHOD Process Declaration

```
// file adder.h
```

```
#include "systemc.h"
```

```
SC_MODULE(Adder)
```

```
{
  sc_in<int> x;
  sc_in<int> y;
  sc_out<int> s;
  ...
};
```

```
void add();
```

```
SC_CTOR(Adder)
```

```
{
  SC_METHOD(add);
```

```
sensitive << x << y;
```

```
}
```


```
};
```

function prototype

module constructor

function registered as a process

activation condition of the process:
new value (value change) on port x
or port y leads to automatic start of add()



Source: M. Radetzki

EE382N.23: Embedded Sys Dsgn/Modeling, Lecture 6


© 2019 A. Gerstlauer

22

SC_METHOD Implementation

```
// file adder.h
#include "systemc.h"
SC_MODULE(Adder)
{
    sc_in<int> x;
    sc_in<int> y;
    sc_out<int> s;

    void add();
    SC_CTOR(Adder)
    {
        SC_METHOD(add);
        sensitive << x << y;
    }
};
```



```
// file adder.cpp
#include "adder.h"
void Adder::add()
{
    s = x + y;
}
```

Alternative:

```
s.write(x.read()+y.read());
```

Source: M. Radetzki

EE382N.23: Embedded Sys Dsgn/Modeling, Lecture 6


© 2019 A. Gerstlauer

23

SC_THREAD Process Declaration

```
// file adder.h
#include "systemc.h"
SC_MODULE(Adder)
{
    sc_in<int> x;
    sc_in<int> y;
    sc_out<int> s;

    void add();
    SC_CTOR(Adder)
    {
        SC_THREAD(add);
        sensitive << x << y;
    }
};
```



function prototype

module constructor

function registered as a process

activation condition defined, but
no automatic start of SC_THREAD

Source: M. Radetzki

EE382N.23: Embedded Sys Dsgn/Modeling, Lecture 6


© 2019 A. Gerstlauer

24

SC_THREAD Implementation

```
// file adder.cpp
#include "adder.h"

void Adder::add()
{
    for(;;) // infinite loop
    {
        wait(); ←
        s = x + y;
    }
}
```



SC_THREAD is started only once, at the beginning of the simulation

SC_THREAD specifies activation by call to wait function; here: waits for **sensitive** condition; in adder.h:

```
sensitive << a << b;
```

The above SC_THREAD implementation has the same functionality as the previous SC_METHOD implementation.

Source: M. Radetzki

EE382N.23: Embedded Sys Dsgn/Modeling, Lecture 6

© 2019 A. Gerstlauer

25

SC_METHOD vs. SC_THREAD

SC_METHOD

- Started again whenever activation condition triggers
- Must not call `wait()`
- Must not block
- Must not contain infinite loop (would block all other processes)
- May use non-blocking communications only
- Must not call functions that block or call `wait()`

SC_THREAD

- Started only once, at beginning of simulation
- May (and must) call `wait()`
- Often contains infinite loop
- May (and must) block – gives other processes chance to execute
- May use both non-blocking and blocking communications


Source: M. Radetzki

EE382N.23: Embedded Sys Dsgn/Modeling, Lecture 6

© 2019 A. Gerstlauer

26

SystemC Hierarchy (SC_MODULE)



```
SC_MODULE(Testbench)
{
    sc_signal<int> ch_x, ch_y, ch_s;    // channels & variables
    Adder uut;                          // submodule instance
    void stim();                       // stimuli process
    void check();                      // checking process
    ...
}
```

Source: M. Radetzki

EE382N.23: Embedded Sys Dsgn/Modeling, Lecture 6

© 2019 A. Gerstlauer

27

SC_MODULE Structure

```
Class Testbench: public sc_module
```

```
{
    // top level; no ports
    sc_signal<int> ch_x, ch_y, ch_s; // channels
    Adder uut;                       // Adder instance
    void stim();                     // stimuli process
    void check();                    // checking process

    SC_HAS_PROCESS(Testbench);      // needed if SC_CTOR not used
    Testbench(sc_module_name nm)    // custom constructor
    : sc_module(nm), uut("uut"), ch_x("ch_x") // initializer list
    {
        SC_THREAD(stim);             // without sensitivity
        SC_METHOD(check);
        sensitive << ch_s;           // sensitivity for check
        uut.x(ch_x);                 // port x of uut bound to ch_x
        uut.y(ch_y);                 // port y of uut bound to ch_y
        uut.s(ch_s);                 // port s of uut bound to ch_s
    }
};
```

Source: M. Radetzki

EE382N.23: Embedded Sys Dsgn/Modeling, Lecture 6

© 2019 A. Gerstlauer

28

Implementation of Module Processes

```
// file testbench.cpp
#include "testbench.h"

void Testbench::stim() // SC_THREAD
{
    ch_x = 3; ch_y = 4; // first stimulus
    wait(10, SC_NS); // wait for 10 ns
    ch_x = 7; ch_y = 0; // second stimulus
    wait(10, SC_NS); // wait (no sensitivity!)
    ... // further stimuli
}

void Testbench::check() // SC_METHOD
{
    cout << ch_x << ch_y << ch_s << endl; // debug output
    if( ch_s != ch_x+ch_y ) sc_stop(); // stop simulation
    else cout << "-> OK" << endl;
}

```


Source: M. Radetzki

EE382N.23: Embedded Sys Dsgn/Modeling, Lecture 6

© 2019 A. Gerstlauer

29

Invoking the Simulation from `sc_main`



```
// file main.cpp
int sc_main(int argc, char *argv[]) // cf. C++ main()
{
    Testbench tb("tb"); // Elaboration (constructors)
    sc_start();
    cout << "Simulation finished" << endl;
}

```

- Debugging: C++ debuggers (e.g. gdb/ddd)
- Tracing: `sc_trace` (VCD waveforms, view e.g. with gtkwave)

Source: M. Radetzki

EE382N.23: Embedded Sys Dsgn/Modeling, Lecture 6

© 2019 A. Gerstlauer

30

Bit Data Types

Type	bool (C++ type)	sc_logic
Values	false (0), true (1)	'0', '1', 'X' (unknown), 'Z' (high-impedance)
Logic Operations	&&, , !, etc. (see C++)	&, , ^, ~
Assignment	= etc. (C++)	=, &=, =, ^=
Comparison	==, !=	==, !=

```
Example: sc_logic a, b;
        a = `0`;
        b = `Z`;
        c = a | b; // result?
```

Source: M. Radetzki

EE382N.23: Embedded Sys Dsgn/Modeling, Lecture 6

© 2019 A. Gerstlauer

31

Vector Data Types

Type	sc_bv<N> vector of N bool	sc_lv<N> vector of N sc_logic
Values	e.g. "01001100"	e.g. "01XZ0011"
Logic Operations	~, &, , ^, >>, <<	
Assignment	=, &=, =, ^=	
Comparison	==, !=	
Selection	[int], range(int, int), (int, int)	
Concatenation	concat(vec), (vec, vec)	
Arithmetic	none	

Source: M. Radetzki

EE382N.23: Embedded Sys Dsgn/Modeling, Lecture 6

© 2019 A. Gerstlauer

32

Arithmetic Data Types

Type	sc_int<N> vector of sign and N-1 ≤ 63 binary digits	sc_uint<N> vector of N ≤ 64 binary digits
Values	signed 2's compl.	unsigned
Logic Operations	same as logic data types	
Arithmetic Ops	+, -, *, /, %, ++, --	
Assignment	=, &=, =, ^=, +=, -=, *=, /=, %=	
Comparison	==, !=, >, <, <=, >=	
Selection, Concat	same as logic data types	

Note: can mix sc_int, sc_uint with C++ integer data types

e.g.: sc_int + int is possible

Source: M. Radetzki

EE382N.23: Embedded Sys Dsgn/Modeling, Lecture 6

© 2019 A. Gerstlauer

33

Arbitrary Precision Arithmetics

Type	sc_bigint<N> vector of sign and N-1 binary digits	sc_biguint<N> vector of N binary digits
Values	signed 2's compl.	unsigned
Operations	same as sc_int, sc_uint	

- **Notes:**

- can mix sc_bigint, sc_biguint with sc_int, sc_uint and C++ integer data types
- precision is 64 bit if no big data type is involved in an expression
- precision is arbitrary if big data type involved

Source: M. Radetzki

EE382N.23: Embedded Sys Dsgn/Modeling, Lecture 6

© 2019 A. Gerstlauer

34

Fixed Point Data Types

Type	sc_fixed<...>	sc_ufixed<...>
Values	signed 2's complement	unsigned
Parameters	wl : total number of bits (word length) iwl : bits before . (integer word length) q_mode: quantization mode o_mode: overflow mode, e.g. saturated n_bits: (related to saturation)	
Arithmetic Ops	+, -, *, /, <<, >>, ++, --	
Assignment	=, +=, -=, *=, /=	
Comparison	==, !=, >, <, <=, >=	

EE382N.23: Embedded Sys Dsgn/Modeling, Lecture 6

© 2019 A. Gerstlauer

35

Literals

- Values of SystemC vector types can be written as:

```
sc_lv<8> byte;
```

- bitstrings

```
byte = "10101010";
```

```
byte = "1010XXXX";
```

- binary string

```
byte = "0b10101010";
```

- decimal string

```
byte = "0d170";
```

- hex string

```
byte = "0xAA"; // what if "0X11"?
```

- C++ number

```
byte = 170;
```

```
byte = 0xAA;
```

Source: M. Radetzki

EE382N.23: Embedded Sys Dsgn/Modeling, Lecture 6

© 2019 A. Gerstlauer

36

Events

- **Declaration:** `sc_event <name>;`
- **Immediate triggering:** `<name>.notify();`
- **Waiting for occurrence:** `wait(<name>);`

```
int x;
int y;
sc_event new_stimulus;

void Testbench::stim()
{
    x = 3; y = 4;
    new_stimulus.notify();
    x = 7; y = 0;
    new_stimulus.notify();
    // stimulus 7, 0 again
    new_stimulus.notify();
    ...
}
```

```
void Testbench::check()
{
    for(;;)
    {
        wait(new_stimulus);
        if( s == x+y )
            cout << "OK" << ...;
        else
            cout << "ERROR" << ...;
    }
}
```

Source: M. Radetzki

Time

- `sc_time` data type
- **Time units:**
 - SC_FS femtosecond 10^{-15} s
 - SC_PS picosecond 10^{-12} s
 - SC_NS nanosecond 10^{-9} s
 - SC_US microsecond 10^{-6} s
 - SC_MS millisecond 10^{-3} s
 - SC_SEC second 10^0 s
- **Time object:** `sc_time <name>(<magnitude>, <unit>);`
- **e.g.:** `sc_time delay(10, SC_NS);`
- **usage, e.g.:** `wait(delay);`
- **alternative:** `wait(10, SC_NS);`

Source: M. Radetzki

Waiting on Events

```

sc_event a, b, c;
sc_time t(...);

wait();
wait(a);
wait(a & b & c);
wait(a | b | c);
wait(t);
wait(t, a & b);
    
```


Static sensitivity
 sensitive << ...

Dynamic sensitivity

- ... on a single event
- ... on a combination of events
- all events have happened
- at least one event has happened
- ... for a time period
- ... timeout (wait on event no longer than t)

Source: M. Radetzki

SystemC Channels




	channel access via port	direct access to channel
Interface	port forwards messages from the process to the channel	process passes messages directly to the channel
Method		
Call		
<code>sc_port<.> port</code>		
<code>port->message(parameters)</code>		<code>channel.message(params)</code>

`instance.port(channel)` Port binding


Source: M. Radetzki

Channels & Interfaces (sc_fifo)



Source: M. Radetzki

Putting It All Together



Source: M. Radetzki

SystemC Built-In Channels

Channel	Matching Ports (Shortcuts)	Events
sc_signal<T>	sc_in<T> sc_out<T> sc_inout<T>	value changed
sc_buffer<T>	sc_in<T> sc_out<T> sc_inout<T>	value written (also if same as previous value)
sc_fifo<T>	sc_fifo_in<T> sc_fifo_out<T>	fifo contents changed
sc_semaphore	--	--
sc_mutex	--	--
sc_clock	sc_in<bool>	value changed

EE382N.23: Embedded Sys Dsgn/Modeling, Lecture 6

© 2019 A. Gerstlauer

43

Custom FIFO Example: Channel

```
class write_if :
    virtual public sc_interface
{
public:
    virtual void write(char) = 0;
    virtual void reset() = 0;
};

class read_if :
    virtual public sc_interface
{
public:
    virtual void read(char &) = 0;
    virtual int num_available() = 0;
};
```

```
SC_MODULE(fifo),
    public write_if, public read_if
{
public:
    SC_CTOR(fifo):
        num_elements(0), first(0) {}

    void write(char c) {
        if (num_elements == max)
            wait(read_event);

        data[(first + num_elements++) % max] = c;
        write_event.notify();
    }

    void read(char &c){
        if (num_elements == 0)
            wait(write_event);

        c = data[first]; --num_elements;
        first = (first + 1) % max;
        read_event.notify();
    }

    void reset() { num_elements = first = 0; }
    int num_available() { return num_elements; }

private:
    enum e { max = 10 };
    char data[max];
    int num_elements, first;
    sc_event write_event, read_event;
};
```

EE382N.23: Embedded Sys Dsgn/Modeling, Lect

Source: S. Swan, Cadence Design Systems

Custom FIFO Example: Modules

```

SC_MODULE(producer)
{
    public:
        sc_port<write_if> out;

    SC_CTOR(producer)
    {
        SC_THREAD(main);
    }

    void main()
    {
        char c;

        while (true) {
            ...
            out->write(c);
            if (...) out->reset();
        }
    }
};

```

```

SC_MODULE(consumer)
{
    public:
        sc_port<read_if> in;

    SC_CTOR(consumer)
    {
        SC_THREAD(main);
    }

    void main()
    {
        char c;

        while (true) {
            in->read(c);
            if (in->num_available())
                ...
        }
    }
};

```

Source: S. Swan, Cadence Design Systems

Custom FIFO Example: Main

```

SC_MODULE(top),
{
    public:
        fifo *fifo_inst;
        producer *prod_inst;
        consumer *cons_inst;

    SC_CTOR(top)
    {
        fifo_inst = new fifo("Fifo1");

        prod_inst = new producer("Producer1");
        prod_inst->out(*fifo_inst);

        cons_inst = new consumer("Consumer1");
        cons_inst->in(*fifo_inst);
    }
};

int sc_main (int argc , char *argv[])
{
    top topl("Top1");
    sc_start();
    return 0;
}

```

Source: S. Swan, Cadence Design Systems

Lecture 6: Outline

- ✓ **System design languages**
 - ✓ Goals, requirements
 - ✓ Fundamental principles of language design

- ✓ **The SystemC language**
 - ✓ Core language
 - ✓ Data types and channels

- **Language semantics**
 - Discrete-event model of computation (MoC)
 - Simulation semantics

System-Level Language Semantics

- **Language concepts (syntax)**
 - Behavioral and structural hierarchy
 - Concurrency and time
 - Synchronization and communication
 - Exception handling
 - State transitions

- **Language semantics needed to define the *meaning***
 - Semantics of execution for modeling, simulation, synthesis
 - Model of concurrency, time, synchronization, communication
 - Determinism vs. non-determinism
 - Atomicity
 - ...

Models of Time (Order)

- **Untimed**

- Partial order based on causality only
 - No ordering in time, explicit dependencies only
 - Free of implementation (purely behavioral)
 - **Specification & programming, Models of computation (Lecture 3-5)**

- **Logical**

- Discrete time, partial order
 - Discrete instants of time (time tags $t_0 < t_1 < \dots < t_k < \dots$), nothing in between
 - Unspecified interleaving of events with same time tag
 - Freedom of implementation
 - **Simulation & execution, Design languages**


- **Physical**

- Continuous time, total order
 - Physical components naturally interleaved in (very fine) time
 - **Differential equations, Hybrid models**

Recall: (Logical) Concurrency

- **Events/actions happening “at the same time”**

- Undefined, unspecified or unknown order
 - Implementation/simulation determines actual interleaving
- Communication/synchronization establishes causal order
- Logical time establishes additional order
 - Partial order



- **Fundamental issues**

- Non-determinism
- Causality loops

Language Semantics

• Motivating example 1


- Given:

```
void B::B1(void)
{
  x = 5;
};
```

```
void B::B2(void)
{
  x = 6;
};
```

```
SC_MODULE(B)
{
  int x;
  void B1(void);
  void B2(void);

  SC_TOR(B)
  {
    B1(); B2();
  }
};
```



- What is the value of x after the execution of B?
- Answer: x = 6

Source: R. Doemer, UC Irvine

Language Semantics

• Motivating example 2



- Given:

```
void B::B1(void)
{
  x = 5;
};
```

```
void B::B2(void)
{
  x = 6;
};
```

```
SC_MODULE(B)
{
  int x;
  void B1(void);
  void B2(void);

  SC_CTOR(B) {
    SC_THREAD(B1);
    SC_THREAD(B2);
  }
};
```



- What is the value of x after the execution of B?
- Answer: The model is non-deterministic!
(x may be 5, or 6)

Source: R. Doemer, UC Irvine

Language Semantics

• Motivating example 3


- Given:

```
void B::B1(void)
{
    wait(10, SC_NS);
    x = 5;
};
```

```
void B::B2(void)
{
    x = 6;
};
```

```
SC_MODULE(B)
{
    int x;
    void B1(void);
    void B2(void);

    SC_CTOR(B) {
        SC_THREAD(B1);
        SC_THREAD(B2);
    }
};
```



- What is the value of x after the execution of B?

- Answer: x = 5

Source: R. Doemer, UC Irvine

EE382N.23: Embedded Sys Dsgn/Modeling, Lecture 6

© 2019 A. Gerstlauer

53

Language Semantics

• Motivating example 4


- Given:

```
void B::B1(void)
{
    wait(10, SC_NS);
    x = 5;
};
```

```
void B::B2(void)
{
    wait(10, SC_NS);
    x = 6;
};
```

```
SC_MODULE(B)
{
    int x;
    void B1(void);
    void B2(void);

    SC_CTOR(B) {
        SC_THREAD(B1);
        SC_THREAD(B2);
    }
};
```



- What is the value of x after the execution of B?

- Answer: The model is non-deterministic!
(x may be 5, or 6)

Source: R. Doemer, UC Irvine

EE382N.23: Embedded Sys Dsgn/Modeling, Lecture 6

© 2019 A. Gerstlauer

54

Language Semantics

• Motivating example 5


- Given:

```
void B::B1(void)
{
  x = 5;
  e.notify();
};
```

```
void B::B2(void)
{
  wait(e);
  x = 6;
};
```

```
SC_MODULE(B)
{
  int x;
  sc_event e;
  void B1(void);
  void B2(void);


  SC_CTOR(B) {
    SC_THREAD(B1);
    SC_THREAD(B2);
  }
};
```




- What is the value of x after the execution of B?
- **Answer: The model is non-deterministic!**
(x may be 6 or deadlock with x being 5)

Source: R. Doemer, UC Irvine

Simultaneous Events



Suppose B is invoked first



```
void Top::B(void)
{
  void main(void){
    while (true){
      wait(a);
      ...
      b.notify();
    }
  }
};
```


```
void Top::C(void)
{
  void main(void) {
    while(true) {
      // a or b
      wait(a | b);
      ...
    }
  }
};
```

- **Depending on simulator**
 - Process C might be invoked once, observing both inputs in one invocation
 - Process C might be invoked twice, processing events one at a time
- Non-deterministic order of event processing

Source: M. Jacome, UT Austin.

Delta (Superdense) Time

- **Two-level model of time**
 - Break each time instant into multiple delta steps
 - Each “zero” delay event results in a delta step
 - Delta time has zero delay but imposes semantic order



Source: M. Jacome, UT Austin.

EE382N.23: Embedded Sys Dsgn/Modeling, Lecture 6

© 2019 A. Gerstlauer

57

Delta Semantics

- **Motivating example 5**

- Given:

```
void B::B1(void)
{
  x = 5;
  e.notify(
    SC_ZERO_TIME);
};
```

```
void B::B2(void)
{
  wait(e);
  x = 6;
};
```

```
SC_MODULE(B)
{
  int x;
  sc_event e;
  void B1(void);
  void B2(void);

  SC_CTOR(B) {
    SC_THREAD(B1);
    SC_THREAD(B2);
  }
};
```

- What is the value of x after the execution of B?
- **Answer: x = 6**
Delta notification is safe!

Source: R. Doemer, UC Irvine

EE382N.23: Embedded Sys Dsgn/Modeling, Lecture 6

© 2019 A. Gerstlauer

58

Delta Semantics

Motivating example 6


- Given:

```
void B::B1(void)
{
    e.notify(
        SC_ZERO_TIME);
    x = 5;
};
```

```
void B::B2(void)
{
    wait(e);
    x = 6;
};
```

```
SC_MODULE(B)
{
    int x;
    sc_event e;
    void B1(void);
    void B2(void);

    SC_CTOR(B) {
        SC_THREAD(B1);
        SC_THREAD(B2);
    }
};
```



- What is the value of x after the execution of B?
- Answer: x = 6**

Source: R. Doemer, UC Irvine

Delta Semantics

Motivating example 7


- Given:

```
void B::B1(void)
{
    e.notify(
        SC_ZERO_TIME);
    x = 4;
    e.notify(
        SC_ZERO_TIME);
    x = 5;
};
```

```
void B::B2(void)
{
    wait(e);
    x = 6;
    wait(e);
    x = 7;
};
```

```
SC_MODULE(B)
{
    int x;
    sc_event e;
    void B1(void);
    void B2(void);

    SC_CTOR(B) {
        SC_THREAD(B1);
        SC_THREAD(B2);
    }
};
```



- What is the value of x after the execution of B?
- Answer: B2 never terminates (x = 6)**

Source: R. Doemer, UC Irvine

Delta Semantics

Motivating example 8


- Given:

```
void B::B1(void)
{
    wait(10, SC_NS);
    x = 5;
    e.notify();
};
```

```
void B::B2(void)
{
    wait(e);
    x = 6;
};
```

```
SC_MODULE(B)
{
    int x;
    sc_event e;
    void B1(void);
    void B2(void);

    SC_CTOR(B) {
        SC_THREAD(B1);
        SC_THREAD(B2);
    }
};
```



- What is the value of x after the execution of B?
- Answer: x = 6**

Source: R. Doemer, UC Irvine

Delta Semantics

Motivating example 9


- Given:

```
void B::B1(void)
{
    x = 5;
    e.notify(
        SC_ZERO_TIME);
};
```

```
void B::B2(void)
{
    wait(10, SC_NS);
    wait(e);
    x = 6;
};
```

```
SC_MODULE(B)
{
    int x;
    sc_event e;
    void B1(void);
    void B2(void);

    SC_CTOR(B) {
        SC_THREAD(B1);
        SC_THREAD(B2);
    }
};
```




- What is the value of x after the execution of B?
- Answer: B2 never terminates!**
(the event is lost)

Source: R. Doemer, UC Irvine

Delta Semantics

- **Resolve some non-determinism**

- As long as each output has “unique” delta delay
- Often not the case, e.g. in SystemC
 - Example 2, Example 4



- **Ambiguity still exists**

- Shared resource/variable accesses in same delta cycle
 - With B->C sharing: B or C first? Undefined order, non-deterministic
 - Example on slide 56 with variables: value of `bout` on first invocation of C?

- **Alternative semantics based on precedence analysis**

- Graph is executed in topologically sorted order [Ptolemy]
 - C only invoked once, with B->C dependency: B invoked first
- Potentially still ambiguous
 - If there is no B->C dependency: B or C first?
 - Only matters if there are other side effects... (`printf()`)

Source: M. Jacome, UT Austin.

Deterministic Communication

- **Given**

```
void B::B1(void)
{
    x = 5;
    e.notify(
        SC_ZERO_TIME);
};
```

```
void B::B2(void)
{
    int y, z;

    y = x;
    wait(e);
    z = x;
};
```

```
SC_MODULE(B)
{
    int x = 0;
    sc_event e;
    void B1(void);
    void B2(void);

    SC_CTOR(B) {
        SC_THREAD(B1);
        SC_THREAD(B2);
    }
};
```

- What is the value of (y,z) at the end of execution?
- **Answer: z = 5, y is non-deterministic (0 or 5)**

Deterministic Communication

- Delta-semantics for variables [VDHL, Verilog, SystemC]
 - Signals combine event with current/new value updates

```

void B::B1(void)
{
  x = 5;
  x.default_event()
  notify() // implicit
};

void B::B2(void)
{
  int y, z;
  y = x;
  wait(x.default_event());
  z = x;
};

SC_MODULE(B)
{
  sc_signal<int> x = 0;
  void B1(void);
  void B2(void);

  SC_CTOR(B) {
    SC_THREAD(B1);
    SC_THREAD(B2);
  }
};

```

- What is the value of (y,z) at the end of execution?
 - Answer: z = 5, y = 0
- Resolves concurrent read-write
 - Concurrent writes still a problem
 - Non-deterministic [SpecC], resolution functions [VHDL, Verilog]

Deterministic Communication

- Avoid event loss by combining event with flag

```

void B::B1(void)
{
  ...
  wait(D2, SC_NS);
  ...
  flag = true;
  x = 5;
  e.notify();
  ...
};

void B::B2(void)
{
  ...
  wait(D2, SC_NS);
  ...
  if(!flag) wait(e);
  flag = false;
  x = 6;
  ...
};

SC_MODULE(B)
{
  int x = 0;
  bool f = false;
  sc_event e;
  void B1(void);
  void B2(void);

  SC_CTOR(B) {
    SC_THREAD(B1);
    SC_THREAD(B2);
  }
};


```

- What is the value of x at the end of execution?
 - Answer: actually, may end up being x = 5, why?
 - Race conditions, interleaving of B1 and B2 if D1 == D2
- Enforce atomicity
 - SystemC dictates that all code is atomic!

Zero-Delay Feedback Loops

- **Causality loop**

- Where to start & stop?
- Progress?



- **Reject zero-delay cycles**

- Forbid all zero delay (every Δt must be strictly > 0) [DEVs]
- Detect (compile error on zero cycle)

- **Delta cycle semantics**

- Oscillate with no time progress [Zeno machine/model]

- **Approaches based on topological sorting**

- Annotate feedback arcs to “break” for ordering purposes
 - Insert explicit δ delay block [Ptolemy]
 - Potentially same oscillation without progress

Source: M. Jacome, UT Austin.

EE382N.23: Embedded Sys Dsgn/Modeling, Lecture 6

© 2019 A. Gerstlauer

67

Discrete Event (DE) Model

- **General, universal model for system simulation**

- Hardware [VHDL, Verilog], system [SpecC, SystemC], network [OMNet]

- **Formal, generic discrete time model**


- Signals = globally ordered streams of events
 - Event $e_i = (value, tag)$, discrete time $tags$
- Asynchronous event processing
 - Execute block on input event
 - Process input and generate output events with $tag + \Delta t$

- **Flexible**

- Multi-scale, arbitrary dynamic delays

- **Efficient**

- Event-driven, only evaluate when necessary



- **Synthesis challenges**

- Semantics: simultaneous events (non-determinism), zero-delay cycles
- Implementation: global order (maintain global notion of time) [PTIDES]

EE382N.23: Embedded Sys Dsgn/Modeling, Lecture 6


© 2019 A. Gerstlauer

68

Synchronous Reactive (SR) Model

- Synchronous hypothesis**

- Sequence of discrete lock steps (ticks of logical clock)
- Reactions are instantaneous (zero time)
- Events are simultaneous (broadcast)
- Deterministic, static verifiable (independent of actual delays)
 - Precedence analysis, topological sort
 - No arbitrary shared variables




- Synthesis challenges:**

- Semantics: causality loops, conflicts?
- Implementation: broadcast events, global clock


- **Synchronous languages**

- Imperative (control) [Esterel] or declarative (data) [Lustre] style
- Reject cycles [Lustre] or require unique fixed-point [Esterel]
- Hardware (FSMs) or software (safety critical) compilers

DE vs. SR (1)



	$\Delta t > 0$	$\Delta t = 0$	(eval. order)
Pure DE [DEVFS]	$1 \rightarrow 0 \rightarrow 1$	<i>illegal</i>	
DE w/ delta & variables [?]	$1 \rightarrow 0 \rightarrow 1$	$1 \rightarrow ? \rightarrow 1$	(A, I / N, N)
w/ delta & signals [HDLs]	$1 \rightarrow 0 \rightarrow 1$	$1 \rightarrow 0 \rightarrow 1$	(A, I / N, N)
w/ topol. sort [Ptolemy]	$1 \rightarrow 0 \rightarrow 1$	$1 \rightarrow 1$	(A, I, N)
SR [Esterel]	<i>unsupported</i>	$1 \rightarrow 1$	(A, I, N)



	$\Delta t > 0$	$\Delta t = 0$
Pure DE [DEVFS]	$1 \rightarrow \dots \rightarrow 1$	<i>illegal</i>
DE w/ delta & signals [HDLs]	$1 \rightarrow \dots \rightarrow 1$	$1 \rightarrow 0 \rightarrow 1 \rightarrow 1 \rightarrow 0 \rightarrow \dots$
w/ topol. sort [Ptolemy]	$1 \rightarrow \dots \rightarrow 1$	$1 \rightarrow 1$ (w/ delta block)
SR [Esterel]	<i>unsupported</i>	$1 \rightarrow 1$

DE vs. SR (2)

- **Discrete-event (DE) w/ delta cycles**
 - Can accurately model sub-cycle timing & glitching effects
 - Non-determinism with shared variables/resources
 - Issues with oscillation in case of cycles
- **Discrete-event (DE) w/ topological sort**
 - Deterministic if there are no other side effects
 - Requires explicit modifications to break cycles
- **Synchronous-reactive (SR)**
 - Consistent & fully deterministic
 - Combines topological sorting with fixed-point
 - But restricted model of time (global ticks only)


Simulation Semantics

- **Abstract discrete-event simulation algorithm**
 - ⇒ set of valid implementations
 - ⇒ not general (possibly incomplete)
- **Definitions:**
 - At any time, each thread t is in one of the following sets:
 - **READY**: set of threads ready to execute (initially root thread)
 - **WAIT**: set of threads suspended by `wait` (initially \emptyset)
 - **WAITFOR**: set of threads suspended by `waitfor` (initially \emptyset)
 - Notified events are stored in a set **N**
 - `e1.notify()` adds event `e1` to **N**
 - `wait(e1)` will wakeup when `e1` is in **N**
 - Consumption of event `e` means event `e` is taken out of **N**
 - Expiration of notified events means **N** is set to \emptyset

Discrete Event Simulation (DES)

• Traditional DE simulation algorithm

- Threads managed in READY queue
- Scheduler picks a *single* thread and executes it
- Time advances
 - In delta-cycle
 - In timed-cycle



Source: R. Doemer, UC Irvine

EE382N.23: Embedded Sys Dsgn/Modeling, Lecture 6

© 2019 A. Gerstlauer

73


Discrete Event Simulation (DES)

• Traditional DES

- Concurrent threads of execution
- Managed by a central scheduler
- Driven by events and time advances
 - Delta-cycle
 - Time-cycle
- Partial temporal order with barriers

• Reference simulators

- Cooperative multi-threading
 - A single thread is active at any time!
 - Cannot exploit multiple parallel cores
- Example: SystemC



Source: R. Doemer, UC Irvine

EE382N.23: Embedded Sys Dsgn/Modeling, Lecture 6


© 2019 A. Gerstlauer

74

Parallel Discrete Event Simulation (PDES)

Parallel DE simulation algorithm

- Threads managed in READY queue
- Parallel delta cycle
 - Scheduler picks N threads and executes them in parallel
 - N = number of available CPU cores
- Time advances
 - In delta-cycle
 - In timed-cycle



Source: R. Doemer, UC Irvine

EE382N.23: Embedded Sys Dsgn/Modeling, Lecture 6

© 2019 A. Gerstlauer

75


Parallel Discrete Event Simulation (PDES)

Parallel DES

- Threads execute in parallel *iff*
 - in the same delta cycle, *and*
 - in the same time cycle
- Significant speed up!
- But: Amdahl's Law still applies!
 - Cycle bounds are absolute barriers

➤ Aggressive PDES

- Optimistic
 - Let threads run ahead in time
 - Rollback if conflict detected (event in the past)
- Conservative
 - Only run ahead if guaranteed no conflicts
 - E.g. static code/dependency analysis



Source: R. Doemer, UC Irvine

EE382N.23: Embedded Sys Dsgn/Modeling, Lecture 6


© 2019 A. Gerstlauer

76

Out-of-Order Parallel DES (OoO PDES)

• Out-of-Order PDES

- Threads execute in parallel *iff*
 - in the same delta cycle, *and*
 - in the same time cycle,
 - **OR if there are no conflicts!**
- Can utilize advanced compiler for static data conflict analysis
 - Allows as many threads in parallel as possible
 - Significantly higher speedup!
 - Results at [Chen'12], [Chen'14]
 - Fully preserves...
 - DES execution semantics
 - Accuracy in results and timing



Source: R. Doemer, UC Irvine

Lecture 6: Summary

• SystemC language

- C++ class library
 - Don't invent a new language, leverage existing tools
- De-facto industry-standard
 - Architecture & transaction-level modeling

• Discrete-event semantics

- Fundamental model of computation (MoC)
 - Concurrency, time, communication
 - Generic: other MoCs can be mapped into a DE model
- Widely-used system simulation model
 - Wide range of system models, multi-scale model of time
 - Simulation performance scales with granularity of events/time