

# EE382V-ICS: System-on-a-Chip (SoC) Design

## Hardware Synthesis and Architectures

Source: D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner,  
*Embedded System Design: Modeling, Synthesis, Verification*,  
Chapter 6: Hardware Synthesis, Springer, 2009.



Andreas Gerstlauer  
Electrical and Computer Engineering  
University of Texas at Austin  
gerstl@ece.utexas.edu




## Outline

- Design flow
- RTL architecture
- Input specification
- Specification profiling
- RTL synthesis
  - Variable merging (Storage sharing)
  - Operation Merging (FU sharing)
  - Connection Merging (Bus sharing)
- Chaining and multi-cycling
- Data and control pipelining
- Scheduling
- Component interfacing
- Conclusions

## Hardware Synthesis Design Flow

- Compilation
- Estimation
- HLS
- Model generation
- RTL synthesis
- Logic synthesis
- Layout



## Hardware Synthesis

- ✓ Design flow
- RTL architecture
- Input specification
- Specification profiling
- RTL synthesis
  - Variable merging (Storage sharing)
  - Operation Merging (FU sharing)
  - Connection Merging (Bus sharing)
- Chaining and multi-cycling
- Data and control pipelining
- Scheduling
- Component interfacing
- Conclusions

## RTL Processor Architecture

- **Controller**

- FSM controller
- Programmable controller

- **Datapath components**


- Storage components
- Functional units
- Connection components

- **Pipelining**

- Functional unit
- Datapath
- Control

- **Structure**


- Chaining
- Multicycling
- Forwarding
- Branch prediction
- Caching



## RTL Processor with FSM Controller

- **Simple architecture**

- **Small number of states**




## RTL with Programmable Control

- **Complex architecture**

- Control and datapath pipelining
- Advanced structural features

- **Large number of states (CW or IS)**



## Outline

- ✓ Design flow
- ✓ RTL architecture
- **Input specification**
  - Specification profiling
  - RTL synthesis
    - Variable merging (Storage sharing)
    - Operation Merging (FU sharing)
    - Connection Merging (Bus sharing)
- Chaining and multi-cycling
- Data and control pipelining
- Scheduling
- Component interfacing
- Conclusions

## Input Specification

- **Programming language (C/C++, ...)**
  - Programming semantics requires pre-synthesis optimization
- **System description language (SystemC, ...)**
  - Simulation semantics requires pre-synthesis optimization
- **Control/Data flow graph (CDFG)**
  - CDFG generation requires dependence analysis
- **Finite state machine with data (FSMD)**
  - State interpretation requires some kind of scheduling
- **RTL netlist**
  - RTL design that requires only input and output logic synthesis
- **Hardware description language (Verilog / VHDL)**
  - HDL description requires RTL library and logic synthesis

## C Code for Ones Counter

### • Programming language semantics

- Sequential execution,
- Coding style to minimize coding

### • HW design

- Parallel execution,
- Communication through signals

```
01: int OnesCounter(int Data){  
02:     int Ocount = 0;  
03:     int Temp, Mask = 1;  
04:     while (Data > 0) {  
05:         Temp = Data & Mask;  
06:         Ocount = Data + Temp;  
07:         Data >>= 1;  
08:     }  
09:     return Ocount;  
10: }
```

Function-based C code


```
01: while(1) {  
02:     while (Start == 0);  
03:     Done = 0;  
04:     Data = Input;  
05:     Ocount = 0;  
06:     Mask = 1;  
07:     while (Data>0) {  
08:         Temp = Data & Mask;  
09:         Ocount = Ocount + Temp;  
10:         Data >>= 1;  
11:     }  
12:     Output = Ocount;  
13:     Done = 1;  
14: }
```

RTL-based C code

## CDFG for Ones Counter

- **Control/Data flow graph**

- Resembles programming language
  - Loops, ifs, basic blocks (BBs)
- Explicit dependencies
  - Control dependences between BBs
  - Data dependences inside BBs
- Missing dependencies between BBs



EE382V-ICS: SoC Design

© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

11


## FSMD for Ones Counter

- **FSMD more detailed than CDFG**

- States may represent clock cycles
- Conditionals and statements executed concurrently
- All statement in each state executed concurrently
- Control signal and variable assignments executed concurrently

- **FSMD includes scheduling**

- **FSMD doesn't specify binding or connectivity**




EE382V-ICS: SoC Design

© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

12

## CDFG and FSMD for Ones Counter



EE382V-ICS: SoC Design

© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

13

## RTL Specification for Ones Counter

### • RTL Specification

- Controller and datapath netlist
- Input and output tables for logic synthesis
- RTL library needed for netlist

Present State	Inputs:		Next State	Output:
	Start	Data = 0		
$S_0$	0	X	$S_0$	X
$S_0$	1	X	$S_1$	X
$S_1$	X	X	$S_2$	0
$S_2$	X	X	$S_3$	0
$S_3$	X	X	$S_4$	0
$S_4$	X	X	$S_5$	0
$S_5$	X	X	$S_6$	0
$S_6$	X	0	$S_4$	0
$S_6$	X	1	$S_7$	0
$S_7$	X	X	$S_0$	1

Input logic table

State	RF Read Port A	RF Read Port B	ALU	Shifter	RF selector	RF Write	Output
	B1	B2	Control Signals	Input Logic	Output Logic	Done	Output
$S_0$	X	X	X	X	X	X	Z
$S_1$	X	X	X	X	Import	RF[0]	Z
$S_2$	RF[2]	RF[2]	subtract	pass	B3	RF[2]	Z
$S_3$	RF[2]	X	increment	pass	B3	RF[1]	Z
$S_4$	RF[0]	RF[1]	AND	pass	B3	RF[3]	Z
$S_5$	RF[2]	RF[3]	add	pass	B3	RF[2]	Z
$S_6$	RF[0]	X	pass	shift right	B3	RF[0]	Z
$S_7$	RF[2]	X	X	X	X	disable	enable

RF[0] = Data, RF[1] = Mask, RF[2] = Ocount, RF[3] = Temp

EE382V-ICS: SoC Design

© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

14

## HDL description of Ones Counter

- **HDL description**

- Same as RTL description
- Several levels of abstraction
  - Variable binding to storage
  - Operation binding to FUs
  - Transfer binding to connections

- **Netlist must be synthesized**

- **Partial HLS may be needed**

```
01: // ...
02: always@(posedge clk)
03: begin : output_logic
04:   case (state)
05:     // ...
06:     S4: begin
07:       B1 = RF[0];
08:       B2 = RF[1];
09:       B3 = alu(B1, B2, l_and);
10:      RF[3] = B3;
11:      next_state = S5;
12:    end
13:    // ...
14:    S7: begin
15:      B1 = RF[2];
16:      Outport <= B1;
17:      done <= 1;
18:      next_state = S0;
19:    end
20:  endcase
21: end
22: endmodule
```

## Outline

- ✓ Design flow
- ✓ RTL architecture
- ✓ Input specification
- **Specification profiling**
- **RTL synthesis**
  - Variable merging (Storage sharing)
  - Operation Merging (FU sharing)
  - Connection Merging (Bus sharing)
- Chaining and multi-cycling
- Data and control pipelining
- Scheduling
- Component interfacing
- Conclusions



## Profiling and Estimation

- Pre-synthesis optimization
- Preliminary scheduling
  - Simple scheduling algorithm
- Profiling
  - Operation usage
  - Variable life-times
  - Connection usage
- Estimation
  - Performance
  - Cost
  - Power

## Square-Root Algorithm (SRA)

$$\bullet \text{SQR} = \max ((0.875x + 0.5y), x)$$

- $x = \max (|a|, |b|)$
- $y = \min (|a|, |b|)$




## Variable and Operation Usage

	S1	S2	S3	S4	S5	S6	S7
a	X						
b	X						
t1		X					
t2		X					
x			X	X	X	X	
y			X	X	X		
t3				X	X		
t4				X	X		
t5					X		
t6						X	
t7							X
No. of live variables	2	2	2	3	3	2	1

Variable usage

	S1	S2	S3	S4	S5	S6	S7	Max. no. of units
abs	2	1						2
min		1						1
max			2					1
>>				1				2
-					1			1
+						1		1
No. of operations	2	1	2	1	1	1		

Operation usage




## Connectivity usage

	S1	S2	S3	S4	S5	S6	S7	Max. no. of units
abs	2	1						2
min		1						1
max			2					1
>>				1				2
-					1			1
+						1		1
No. of operations	2	1	2	1	1	1		

Operation usage

	a	b	t1	t2	x	y	t3	t4	t5	t6	t7
abs1	I		O								
abs2	I	I	O								
min		I	I	O							
max		I	I	I	O						
>>3			I	I	O						
>>1				I	I	O					
-					I	I	O				
+						I	I	O			
No. of operations	I	I	O								

Connectivity usage



## Outline

---

- ✓ Design flow
- ✓ RTL architecture
- ✓ Input specification
- ✓ Specification profiling
- **RTL synthesis**
  - Variable merging (Storage sharing)
  - Operation Merging (FU sharing)
  - Connection Merging (Bus sharing)
  - Chaining and multi-cycling
  - Data and control pipelining
  - Scheduling
  - Component interfacing
  - Conclusions

## Datapath Synthesis


---

- **Variable Merging (Storage Sharing)**
- **Operation Merging (FU Sharing)**
- **Connection Merging (Bus Sharing)**
- **Register merging (RF sharing)**
- **Chaining and Multi-Cycling**
- **Data and Control Pipelining**

## Register Sharing

- Register sharing

- Grouping variables with non-overlapping lifetimes
- Sharing reduces connectivity cost



EE382V-ICS: SoC Design

© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

23


## General Partitioning Algorithm

- Compatibility graph

- Compatibility:
  - Non-overlapping in time
  - Not using the same resource
- Non-compatible:
  - Overlapping in time
  - Using the same resource

- Priority

- Critical path
- Same source, same destination




EE382V-ICS: SoC Design

© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

24

## Variable Merging for SRA



EE382V-ICS: SoC Design


© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

25

## Datapath with Shared Registers

- Variables combined into registers
- One functional unit for each operation

$R1 = [ a, t1, x, t7 ]$   
 $R2 = [ b, t2, y, t3, t5, t6 ]$   
 $R3 = [ t4 ]$



EE382V-ICS: SoC Design

© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner


26

## Functional Unit Sharing





- Functional unit sharing

  - Smaller number of FUs

  - Larger connectivity cost




## Operation Merging for SRA



## Datapath with Shared Registers and FUs

- Variables combined into registers
- Operations combined into functional units




EE382V-ICS: SoC Design


© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

29

## Connection Usage for SRA



- Find compatible connections for merging into buses



	S0	S1	S2	S3	S4	S5	S6	S7
A								X
B			X	X				X
C			X	X				X
D						X		
E				X	X			
F				X	X			
G					X	X		
H					X	X		
I		X	X					
J		X	X			X		
K				X	X			
L	X					X		
M	X							
N	X							

EE382V-ICS: SoC Design

© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner


30

## Connection Merging for SRA

- Combine connection not used at the same time

- Priority to same source, same destination

- Priority to maximum groups




## Datapath with Shared Registers, FUs, Buses

- Minimal SRA architecture

- 3 registers

- 4 (2) functional units

- 4 buses




## Register Merging into RFs

- Register merging: Port sharing


- Merge registers with non-overlapping access times
- No of ports is equal to simultaneous read/write accesses

$$\begin{aligned} R1 &= [a, t1, x, t7] \\ R2 &= [b, t2, y, t3, t5, t6] \\ R3 &= [t4] \end{aligned}$$


Register assignment



Compatibility graph




Register access table



## Datapath with Shared RF

- RF minimize connectivity cost by sharing ports





## Outline

- ✓ Design flow
- ✓ RTL architecture
- ✓ Input specification
- ✓ Specification profiling
- ✓ RTL synthesis
  - Variable merging (Storage sharing)
  - Operation Merging (FU sharing)
  - Connection Merging (Bus sharing)
- **Chaining and multi-cycling**
  - Data and control pipelining
  - Scheduling
  - Component interfacing
  - Conclusions


## Datapath with Chaining

- Chaining connects two or more FUs
- Allows execution of two or more operation in a single clock cycle
- Improves performance at no cost




## Datapath with Chaining and Multi-Cycling

- Multi-cycling



- Operations that take more than one cycle
- Allows use of slower FUs
- Allows faster clock-cycle




## Outline

- ✓ Design flow
- ✓ RTL architecture
- ✓ Input specification
- ✓ Specification profiling
- ✓ RTL synthesis
  - Variable merging (Storage sharing)
  - Operation Merging (FU sharing)
  - Connection Merging (Bus sharing)
- ✓ Chaining and multi-cycling
- Data and control pipelining
  - Scheduling
  - Component interfacing
  - Conclusions


# Pipelining

- **Functional Unit pipelining**
  - Two or more operation executing at the same time
- **Datapath pipelining**
  - Two or more register transfers executing at the same time
- **Control Pipelining**
  - Two or more instructions generated at the same time



## Functional Unit Pipelining (1)



- Operation delay cut in "half"
- Shorter clock cycle
- Dependencies may delay some states
- Extra NO states reduce performance gain



## Functional Unit Pipelining (2)



Timing diagram with 4 additional NO states


	S0	S1	S2	NO	S3	S4	NO	S5	NO	S6	NO	S7	NO	S8
Read R1	a				t1	t1	X	t3			t5	t6		t7
Read R2		b			t2	t2	-				t4			
Read R3			b				max							
ALU stage 1							min							
ALU stage 2								min						
Shifters								>>3						
Write R1	a													
Write R2			t1											
Write R3					t2									
Write Out	b													

EE382V-ICS: SoC Design


© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

41

## Datapath Pipelining (1)



- Register-to-register delay cut in “equal” parts
- Much shorter clock cycle
- Dependencies may delay some states
- Extra NO states reduce performance gain





EE382V-ICS: SoC Design

© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

42

## Datapath pipelining (2)



Timing diagram with additional NO clock cycles

Cycles	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
Read R1	a				t1	t1	x					t5		x			t7	
Read R2		b			t2	t2		t3			t4	t4	t5		x			
Read R3				t1	t1	x					t5				t6			
ALUIn(L)				t2	t2		max											
ALUIn(R)							min											
ALUOut								>>3										
Shifters							x											
Write R1	a		t1					t3			t5				t6			
Write R2	b																	
Write R3																		
Write Out																		t7


EE382V-ICS: SoC Design

© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

43

## Datapath and Control Pipelining (1)

- Fetch delay cut into several parts
- Shorter clock cycle
- Conditionals may delay some states
- Extra NO states reduce performance gain




EE382V-ICS: SoC Design

© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

44

## Data and Control Pipelining (2)

- 3 NOP cycles for the branch
- 2 NOP cycles for data dependence



Timing diagram with additional NO clock cycles

Cycle	0	1	2	3	4	5	6	7	8	9	10
Operation	Read PC	10	11	12	13	14	15	16	17	18	19
	Read CWR		S1	NO	NO		S2	NO		S3	
	Read RF(L)		a			c			x		
	Read RF(R)		b			d			1		
	Write ALUin(L)			a		c			x		
	Write ALUin(R)			b		d			1		
	Write ALUout					c+d		x		x-1	
	Write RF										y
	Write SR										
	Write PC	11	12	13	14/17	15	16	17	18	19	20

EE382V-ICS: SoC Design

© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

45

## Hardware Synthesis

- ✓ Design flow
- ✓ RTL architecture
- ✓ Input specification
- ✓ Specification profiling
- ✓ RTL synthesis
  - Variable merging (Storage sharing)
  - Operation Merging (FU sharing)
  - Connection Merging (Bus sharing)
- ✓ Chaining and multi-cycling
- ✓ Data and control pipelining
- **Scheduling**
- Component interfacing
- Conclusions

EE382V-ICS: SoC Design


© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

46


## Scheduling

- Scheduling assigns clock cycles to register transfers
- Non-constrained scheduling
  - ASAP scheduling
  - ALAP scheduling
- Constrained scheduling
  - Resource constrained (RC) scheduling
    - Given resources , minimize metrics (time, power, ...)
  - Time constrained (TC) scheduling
    - Given time, minimize resources (FUs, storage, connections)

## C and CDFG for SRA Algorithm



## RC Scheduling




EE382V-ICS: SoC Design

© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

49

## Scheduling Algorithms




EE382V-ICS: SoC Design

© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

50

## TC Scheduling




EE382V-ICS: SoC Design


© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

51

## Distribution Graphs for TC scheduling



Initial probability distribution graph




Graph after max, +, and - were scheduled

EE382V-ICS: SoC Design


© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

52

## Distribution Graphs for TC scheduling



Graph after max, +, -, min, >>3, and >>1 were scheduled




Distribution graph for final schedule

## Hardware Synthesis


- ✓ Design flow
- ✓ RTL architecture
- ✓ Input specification
- ✓ Specification profiling
- ✓ RTL synthesis
  - Variable merging (Storage sharing)
  - Operation Merging (FU sharing)
  - Connection Merging (Bus sharing)
- ✓ Chaining and multi-cycling
- ✓ Data and control pipelining
- ✓ Scheduling
  - Component interfacing
  - Conclusions

## Interface Synthesis


- Combine process and channel codes
- HW and protocol clock cycles may differ
- Insert a bus-interface component
- Communication in three parts:
  - Freely schedulable code
  - Scheduled with process code
  - Schedule constrained code
  - MAC driver for selected bus interface
  - Bus interface
  - Implemented by bus interface component from library



## Bus Interface Controller (1)



## Bus Interface Controller (2)



EE382V-ICS: SoC Design


© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

57

## Transducer/ Bridge

- Translates one protocol into another

- Controller1 receives data with protocol1 and writes into queue
- Controller2 reads from queue and sends data with protocol2



EE382V-ICS: SoC Design

© 2009 D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner

58

## Conclusions

---

- **Synthesis techniques**
  - Variable Merging (Storage Sharing)
  - Operation Merging (FU Sharing)
  - Connection Merging (Bus Sharing)
- **Architecture techniques**
  - Chaining and Multi-Cycling
  - Data and Control Pipelining
  - Forwarding and Caching
- **Scheduling**
  - Metric constrained scheduling
- **Interfacing**
  - Part of HW component
  - Bus interface unit
- **If too complex, use partial order**