






Exec	utable Specifi	cation
– Design Pro	odel complex algorithm ution	ioral Modeling
Native C/0	C++ through PLI/FLI C/C++ : SpecC, SystemC	
 Verify it on the second second	generation TL Code with Behavior	al Model
SoC Design, Fall 2009 November 14, 2009	J. A. Abraham	Verification of SoC Designs
































































































	Results of OR1200 verification					
Class	Insn	SMV Time(s) SLICED	Memory usage (KB)	SMV Time(s) UNSLICED	• OpenRISC 1200	
ALU ALU ALU	l.add l.sub l.addi	25.65 24.7 21.6	23796 24018 19658	DNF DNF DNF	• 32-bit scalar RISC processor	
ALU ALU ALU	l.xor l.and l.or	24.84 23.28 24.01	24831 21727 22761	DNF DNF DNF	• 5 stage integer pipeline	
MAC MAC BRANCH	I.mul I.mulu	25.28 26.63 132.63	49831 22801 44281		• Publicly available	
BRANCH BRANCH BRANCH	I.bnf I.j I.jalr	139.47 57.36 54.09	46350 31969 31073	DNF DNF DNF	• Intended for portable/embedded	
BRANCH SoC Design		159.64	30094 J.	DNF A. Abraham	applications Verification of SoC Designs 51	


Class	Insn	SMV Time(s) SLICED	Memory (KB)	SMV Time(s) UNSLICED	• 3GHz Pentium4
COMPARE	l.sfeq	157.29	30004	DNF	• 1GB RAM
COMPARE	l.sfne	183.01	51731	DNF	• Bolstered use of
COMPARE	l.sfgt	194.43	53801	DNF	several Boolean
LSU	I.Id	35.85	63112	DNF	
LSU	I.Iws	33.91	29104	DNF	level engines
LSU	l.sd	38.32	30941	DNF	 Model checker
SHF/ROT	l.sll	26.81	23771	DNF	SAT, BDD
SHF/ROT	l.srl	27.83	24865	DNF	based engines
SHF/ROT	l.ror	27.93	26919	DNF	
SPRS	l.mfspr	226.97	50696	DNF	
SPRS	l.mtspr	212,27	48627	DNF	










































Block/Function	Number of clauses in the CNF formula	Design	Number of clauses in the
PLUS	448		CNF formula
LESSTHAN	32	Monolithic Trellis RTL	1892352
Trellis Condition in the butterfly	14336	decomposition (Design 1)	59136
Trellis computation in each stage of butterfly	28672	RTL decomposition (Design 2)	59136
Trellis per butterfly	57344		
MatDec each stage of butterfly	896		
MatDec per butterfly	1792		


Block/Function	Number of variables	Number of symbolic variables generated
PLUS	64	2
Butterfly	128	66
Trellis (monolithic)	2304	2112
Trellis (decomposed)	128	66












































Experimental Results						
Property	Unsliced*	Conditioned Sliced	Property Proved			
P1	91.65	1.72	Yes			
P2	145.78	8.44	Yes			
P3	145.36	8.41	Yes			
P4	154.96	1.95	Yes			
P5	117.81	10.23	Yes			
*Static slic	*Static slicing in SPIN was enabled					
SoC Design, Fall 2009 November 14, 2009						