

















## Voltage at Tri-stated output w.r.t. time



SoC Design, Fall 2009 November 14, 2009 J. A. Abraham

SoC Manufacturing Test 10

























Additional DFT Components
<ul> <li>Test source: Provides test vectors via on-chip LFSR, counter, ROM, or off-chip ATE.</li> </ul>
<ul> <li>Test sink: Provides output verification using on-chip signature analyzer, or off-chip ATE.</li> </ul>
Test access mechanism (TAM): User-defined test data communication structure; carries test signals from source to module, and module to sink; tests module interconnects via test-wrappers; TAM may contain bus, boundary-scan and analog test bus components.
<ul> <li>Test controller: Boundary-scan test access port (TAP); receives control signals from outside; serially loads test instructions in test-wrappers.</li> </ul>
Source: H. Kerkhoff
SoC Design, Fall 2009 J. A. Abraham SoC Manufacturing Test November 14, 2009 23





























































Results							
Phase1: Threshold 80% of clock $N \rightarrow$ Node coverage efficiency							
Paths         Yes         No         Timed out         Percentage of node mapping produced						des for wh d a test or	ich
27424	15118	12106	200	rejected all paths given by			
Phase2: Module	Results f	or some n	Ye: N(%)	s – Functionali – Not function	ly feasible ally feasib	le	
			d Sub- paths		Ν	96%	
ctrl	1826	29191	68087	91	Average	18.85se	
alu	1427	16985	2716	100	time	CS	
lsu	970	4077	3744	100			
wbmux         1146         2285         2118         100           Soc Design, Fall 2009         J. A. Abraham         54							





## Functional TAMs for Testing Cores

- Software-Based Self Test: Use the intelligence of the embedded processor to test the SOC
- At-speed tests are possible
- Cores in the SOC can be of three kinds
  - 1. White box -- internals visible, structure changeable
  - 2. Grey box all the internals visible, but structure of the core cannot be changed
  - 3. Black box no internals visible, no change can be made on the core
- Any methodology for testing black box cores should not depend on knowledge of the core's internals

57















Experiment Results					
Details al	pout the syr	nthesized	AES co	re	
No. of inputs		69			
No. of outputs	6	33			
No. of sequer	ntial elements	9225			
No. of combin	national elemen	ts 1119			
No. of stuck-a	at faults	64070			
	Resul	ts			
Size (byte	Fault s) coverage	Original coverage	No. of cycles	Original cycles	
Test1 7808	90.01	90.26	6700	6373	
Test2 9128	90.15	90.35	7816	7435	
Test3 10432	2 90.20	90.20 90.44		8496	







## Testing Analog/Mixed-Signal/RF Circuits

- · Have to deal with continuous signals
- Customers want a guarantee of specifications
- A defect may or may not affect the desired behavior of a chip
- Tests are for the specifications, not for defects
- Similar trend in digital: testing for distributed path delays
- Test costs are very high if every specification has to be tested

"Alternate Tests"









Singl	e Site Test	Program	า
• Tester:	Teradyn	e Cataly	vst
<ul> <li>Capital C</li> </ul>	ost: \$2.	3 million	
Test Time	es: 10 Seco	nds	
– Test tim	e profile:		
• DAC/A	DCs:	35%	
• Digital	& Memory	30%	
• ldd		17%	
• Leakag	ge & O/S:	8%	
Refere	nce tests:	5%	
• PLL:		3%	
• Test o	verhead:	2%	
SoC Design, Fall 2009 November 14, 2009	J. A. Abraham		SoC Manufacturing Test 74







Multi-Site Tester					
<ul> <li>A single site tester</li> </ul>		Test Coverage			
<ul> <li>High Resolution AW</li> </ul>	G & Digitizer	Voice Codec			
		GP DACs & ADCs			
<ul> <li>Time Jitter Digitizer</li> </ul>		PLL			
<ul> <li>High Bandwidth AW</li> </ul>	G & Digitizer	BB codec			
– DMM		References			
<ul> <li>Digital Pins with PM Memory</li> </ul>	U	Digital &			
		Leakage & OS			
<ul> <li>Instrument requirem</li> </ul>	ents for qua	ad site Parallel			
Testing					
<ul> <li>4x if each resource is not shared</li> </ul>					
<ul> <li>Costly purpose build tester, with instruments shared</li> </ul>					
SoC Design, Fall 2009 November 14, 2009	J. A. Abraham	SoC Manufacturing Test			

Multi-Site Test Program						
DSIO AWG & DIG DMM	DACs ADCs eferences	Loç Men PL	gic hory	SCAN, Memory Functional Test		
Test Time Profile – DAC/ADCs: – Digital & memory – Idd: – Leakage & O/S: – Reference tests:	%1 3: 3: 1 8: 5	FT 5% 0% 7% % %	case 1 shared dedicated dedicated dedicated shared	case 2 dedicated dedicated dedicated dedicated shared		
<ul> <li>PLL:</li> <li>Test overhead:</li> </ul>	3' 2'	% %	shared shared	shared shared		
SoC Design, Fall 2009 November 14. 2009	J. A. Abra	ham		SoC Manufacturing Test 79		



Parallel Test						
Cell Phone SOC (different device)						
	Multi-Site Efficiency	Tester Cost	Ratio			
Single site	1.00	1.00	1			
Dual site non-shared	1.73	1.32	1.3			
Qual site non-shared	3.00	2.16	1.4			
Multi-Site efficiency goes up faster than tester cost.						
SoC Design, Fall 2009 November 14. 2009	J. A. Abraham	SoC M	lanufacturing Test			

Har	d Drive R	lead	Cha	nnel De	evice
Typical device: DAC & ADC, AGC, Filters, Thermal Sensor, OpAmps, ROM, PLL, Digital Signal Processing, Small Memory					
# Sites	Catalyst	Efficien	ncy	Tiger	Efficiency
Single	3.19 sec			2.59 sec	
Dual	3.86 sec	79.1%	, D	2.99 sec	84.7%
Triple	4.53 sec	79.0%	, D	3.40 sec	84.5%
Quad	5.18 sec	79.2%	, D	3.80 sec	84.5%
Digital test: Leakge test	:		169ms 128ms	s single site - ( single site - (	Catalyst Catalyst
Signal Processing Overhead: 201ms single site - Catalyst					zatalyst Satalyst
All other test mixed-signal in nature					
SoC Design, Fall	2009 09	J. A. Abrah	nam	SoC	Manufacturing Test

	Pip	elin	е Те	est E	Exar	nple	Э
Site 1	O/S	LKG	Func	PLL	DAC	ADC	Codec
	-PE	-PE	-PE	-TJD	-Dig	-AWG	-LFAC
Site 2	O/S	LKG	Func -	Codec	PLL	DAC	ADC
	-PE	-PE	PE	-LFAC	-TJD	-Dig	-AWG
Site 3	O/S	LKG	Func	ADC	Codec	PLL	DAC
	-PE	-PE	-PE	-AWG	-LFAC	-TJD	-Dig
Site 4	O/S	LKG	Func	DAC	ADC	Codec	PLL
	-PE	-PE	-PE	-Dig	-AWG	-LFAC	-TJD
esign, Fall ber 14, 20	2009 09		J. A. A	braham		Sc	C Manufact











New <u>Alte</u>	<u>ernate Test</u> A	pproach
<u>Replace</u>		
Expensive spec	ification tests, fully or pa	artially
<u>With</u>		
Low-cost, easy-	to-perform alternate tes	ts
Such that		
No yield loss		
Same coverage	as specification tests	
Source: Chatterjee		
SoC Design, Fall 2009 November 14, 2009	J. A. Abraham	SoC Manufacturing Test

















































































