




	S	pa	art	ar	1 3	0	ve	erv	iev	N					
	Device	System Gates	Equivalent Logic Cells	CLB Array (One CLB = Four Slices)				Distributed	d Block	Dedicated		Maximum	Maximum		
					Columns	Total CLBs	Total Slices	RAM Bits	RAM Bi	s Multipliers	DCMs	User I/O	Differential I/O Pairs		
	XC3S50	50K	1,728	16	12	192	768	12K	72K	4	2	124	56	1	
	XC3S200	200K	4,320	24	20	480	1,920	30K	216K	12	4	173	76		
	XC3S400	400K	8,064	32	28	896	3,584	56K	288K	16	4	264	116		
	XC3S1000	1000K	17,280	48	40	1,920	7,680	120K	432K	24	4	391	175		
	XC3S1500	1500K	29,952	64	52	3,328	13,312	208K	576K	32	4	487	221	ŝ	
	XC3S2000	2000K	46,080	80	64	5,120	20,480	320K	720K	40	4	565	270	1	
	XC3S4000	4000K	62,208	96	72	6,912	27,648	432K	1,728K	96	4	712	312		
	XC3S5000	5000K	74,880	104	80	8,320	33,280	520K	1,872K	104	4	784	344		
				I/O	/O Maximum		All Possi			e I/O Pins by Type					
		Ec	ige	Bank	1/0	1/0	D	UAL	DCI	VREF	GCL	к			
		т	op	0	62	52		0	2	6	2				
				1	61	51		0	2	6	2				
		Ri	ght	2			_	0	2	6	0				
				3	60	52	_	0	2	6					
		Bo	Bottom		63 47 61 45			6	2	6	2				
	H			6			52		2	6	2				
	EE 38		eft	7	60	52		0	2	6	0	exas	s at Austin		


٦


Г































						Standard	$\rm v_{cco}$	Drive/ Class	Spartan-3 FPGAs	Spartan-3E FPGAs	Spartan-3A/3AN/3A FPGAs				
CI			42	rd	C		1.5V	I	1		4				
31	.d		ua		2		1.5 V	ш	1		4				
						HSTL		I	1	1	4				
able 1-8: Si	ngle-End	ed I/O Sta	ndards				1.8V	п	1		4				
Standard	Vcco	Drive/ Class	Spartan-3 FPGAs	Spartan-3E FPGAs	Spartan-3A/3AN/3A DSP FPGAs			ш	4	1	V				
		2 mA	4	1	4	GTL	-	- Plus	v V						
	1.2V	6 mA	V		1		-								
		6 mA	4	1	4	DCI option	-	-	1						
	1.5V	12 mA	4		1	Table 1-9: Diff	Table 1-9: Differential I/O Standards								
LVCMOS	1.8V	8 mA	4	1	4	Standard	Vc		Spartan-3	Spartan-3E	Spartan-3A/3AN/3A				
LVCMOS	1.8V	16 mA	4		4	Standard	*c	co	FPGAs	FPGAs	FPGAs				
	2.5V	12mA	4	1	4	LVDS	2.5	sv	4	4	4				
	2.5 V	24 m.A	4		4	Libb	3.3	sv			4				
	3.3V	16 mA	4	1	4	BLVDS	2.5	SV	4	1	4				
		24 m.A	4		1		2.5	5V		4	4				
LVTTL	3.3V	16 mA	4	1	4	MINI_LVDS	3.3	sv			4				
LVIIL	3.3 4	24 m.A	4		1	LVPECL	2.5	5V	4	4	4				
PCI33	3.0V	-	4	1	4	LVPECL	3.3	SV .			4				
reas	3.3V	-	~	1	1		2.5	5V	4	4	4				
PCI66	3.0V	-		1	1	RSDS	3.3	sv			4				
1 2100	3.3V	-		1	4		2.5	SV							
PCIX	3.0V	-		1	4	TMDS	3.3	sv			1				
	3.3V	-			4		2.5	SV.			V				
	1.8V	I	4	V	4	PPDS	3.3	sv			1				
		п	4		V	LDT	2.5		1						
SSTL	2.5V	I	4	V	4	LUDSEXT	2.5		1						
		п	4		1	DIFF_SSTL	2		1	1	v				
	3.3V	I			4	DIFF_SSTL DIFF_HSTL			1	1	1				
		п			V		+		,						
						DIFF_TERM				4	4				














iMX21 Memory Map


There are eight 512MB partitions


	Address	Size	Us	sage	
	0x00000000	512 Mbyte	ROM, Primary AHB S	Slaves, and Peripherals	
	0x20000000	512 Mbyte	Res	erved	
	0x40000000 512 Mbyte		Reserved		
	0x60000000	512 Mbyte	Res	erved	
	0x80000000	512 Mbyte	Secondary Al	HB Slave Port 1	
	0xA0000000	512 Mbyte	Secondary Al	HB Slave Port 2	
	0xC0000000 512 Mbyte		Secondary AHB Slave Port 3		
	0xE0000000	512 Mbyte	Primary A	AHB (RAM)	
EE 382V (Class Notes		Foil # 31	The University of	
























TLL6219 CPLD_MISC[] Pins

$mz_cpld_misc[0] = cs1_rs_b;$	/CS1 read strobe (active-low)
$mz_cpld_misc[1] = cs1_ws_b;$	/CS1 write strobe (active-low)
$mz_cpld_misc[2] = cs5_rs_b;$	/CS5 read strobe (active-low)
$mz_cpld_misc[3] = cs5_ws_b;$	/CS5 write strobe (active-low)
$mz_cpld_misc[4] = oe_b;$	from ARM926
$mz_cpld_misc[5] = cs0_b;$	from ARM926 (flash memory)
$mz_cpld_misc[6] = cs1_b;$	from ARM926 (FPGA access)
$mz_cpld_misc[7] = cs2_b;$	from ARM926 (SDRAM)
$mz_cpld_misc[8] = cs3_b;$	from ARM926 (Ethernet)
$mz_cpld_misc[9] = cs5_b;$	from ARM926 (FPGA access)
$mz_cpld_misc[10] = nfio4;$	TLL6219 jumper
$mz_cpld_misc[11] = nfio5;$	TLL6219 jumper
mz_cpld_misc[12] = data_dir;	TLL6219 transceiver control
mz_cpld_misc[13] = data_oe;	TLL6219 transceiver control
mz_cpld_misc[14] = fpga_interrup	pt; FPGA IRQ to ARM926 PF[16]



Foil # 41

The University of Texas at Austin

