

DRM Class Project

**EE382V-SoC
Fall 2009**

**Andreas Gerstlauer
Mark McDermott**

Project Description

The class will be assigned to teams to do the various components of the design. The intent of the project is to do a HW/SW co-design of an embedded SOC. The design is a low power SOC implementation of the public domain DRM software implementation. We will use both a virtual platform (ARM) and a hardware platform (TLL5000-TLL6219) to simulate the design.

These platforms consist of an ARM processor, I/O devices, memory components, hardware accelerators interconnected via a standard bus.

Project Objectives and Activities


- **The objectives of the project are as follows:**

1. Implement the DRM C++ code on a ARM based platform while meeting the performance, area and power metrics.

- **The project activities include:**


- ◆ Optimize the DRM C++ software for fixed point operation
- ◆ Profile the updated DRM C++ software implementation to determine performance bottlenecks
- ◆ Convert time critical functions to pseudo ANSI-C/SystemC code. Synthesize C code to Verilog for gate level implementation
- ◆ Partition the software into components which will run on the ARM processor and on the hardware accelerators
- ◆ Co-simulate and co-verify the HW/SW implementation
- ◆ Develop a high level power model of the system

DRM PC Based System Architecture




DRM code is designed to run on a desktop computer


DRM Software Overview



DRM SW System Architecture



High Level HW Architecture



EE 382V Class Notes

Foil # 7

The University of Texas at Austin

HW Development Tasks

- **Develop the following FPGA modules:**
 - ◆ Memory Controller
 - ◆ Interface to ARM Board and on chip bus
 - ◆ Hardware Accelerators (using Catapult code)
 - ◆ Clocking & Reset
 - ◆ Interrupt logic
 - ◆ Diagnostics

EE 382V Class Notes

Foil # 8


The University of Texas at Austin

Software based tasks


- **Compile FLP DRM and get it running on ARM board**
 - ◆ Profile code on ARM board
- **Convert FLP -> FXP in DRM code**
 - ◆ Run SNR checks
 - ◆ Modify conversion as needed
- **Compile FXP DRM and get it running on ARM board**
 - ◆ Profile code on ARM board
- **Develop streaming I/O handler**
- **Develop interrupt handler**
- **Develop HAL**

TLL500 Prototyping Board

TLL5000 Prototyping Platform



TLL 5000 Architecture



Xilinx Spartan 3 FPGA

- **Spartan 3 XC3S1500 Discussion**

- ◆ Overview
- ◆ Logic Resources
- ◆ Memory Resources
- ◆ Clock Resources
- ◆ Input/Output Resources



Spartan 3 Overview

Device	System Gates	Equivalent Logic Cells	CLB Array (One CLB = Four Slices)				Distributed RAM Bits	Block RAM Bits	Dedicated Multipliers	DCMs	Maximum User I/O	Maximum Differential I/O Pairs
			Rows	Columns	Total CLBs	Total Slices						
XC3S50	50K	1,728	16	12	192	768	12K	72K	4	2	124	56
XC3S200	200K	4,320	24	20	480	1,920	30K	216K	12	4	173	76
XC3S400	400K	8,064	32	28	896	3,584	56K	288K	16	4	264	116
XC3S1000	1000K	17,280	48	40	1,920	7,680	120K	432K	24	4	391	175
XC3S1500	1500K	29,952	64	52	3,328	13,312	208K	576K	32	4	487	221
XC3S2000	2000K	46,080	80	64	5,120	20,480	320K	720K	40	4	565	270
XC3S4000	4000K	62,208	96	72	6,912	27,648	432K	1,728K	96	4	712	312
XC3S5000	5000K	74,880	104	80	8,320	33,280	520K	1,872K	104	4	784	344

Edge	I/O Bank	Maximum I/O	All Possible I/O Pins by Type				
			I/O	DUAL	DCI	VREF	GCLK
Top	0	62	52	0	2	6	2
	1	61	51	0	2	6	2
Right	2	60	52	0	2	6	0
	3	60	52	0	2	6	0
Bottom	4	63	47	6	2	6	2
	5	61	45	6	2	6	2
Left	6	60	52	0	2	6	0
	7	60	52	0	2	6	0


Interconnect Matrix

Channels contain various connection resources





DS912_09_020905 Texas at Austin

Channel Interconnects




CLBs & Slices

- Each slice has 2 LUTs & 2 storage elements





CLB Slice

- 2 FFs or latches
- 2 LUTs for combinational logic
- Some LUTs can be used as distributed RAM or ROM, or shift registers
- Carry look-ahead
- Dedicated muxes




Multipliers


- 2's-complement multipliers distributed across fabric
 - Primarily to support DSP
 - Cascade connections
 - Pipeline registers on inputs and outputs
 - Can do 2 small width op
- Can also be used for
 - Barrel shifters
 - Data storage
- Some shared connections with adjacent block RAM



Block RAM



(a) Dual-Port




(b) Single-Port

Device	Total Number of RAM Blocks	Total Addressable Locations (bits)	Number of Columns
XC3S50	4	73,728	1
XC3S200	12	221,184	2
XC3S400	16	294,912	2
XC3S1000	24	442,368	2
XC3S1500	32	589,824	2
XC3S2000	40	737,280	2
XC3S4000	96	1,769,472	4
XC3S5000	104	1,916,928	4

There is no dedicated monitor to arbitrate the result of identical addresses on both ports. The application must time the two clocks appropriately. However, conflicting simultaneous writes to the same location never cause any physical damage.

Clock Network




Digital Clock Manager (DCM)

• DCM functions


- ◆ Eliminate clock skew using Delay-Locked Loop (DLL)
 - Monitors clock skew on output and corrects
 - Performs frequency doubling
 - Creates multiphase clocks
- ◆ Fractional Digital Frequency Synthesizer (DFS)
 - $f_{OUT} = M/N f_{IN}$
- ◆ Clock conditioning
- ◆ Clock buffering and signal translation

Digital Clock Manager (DCM)



Input/Output Block (IOB)

- Slew rate and drive strength control
- Pull-up, pull-down and keeper
- DDR signals
- Controlled-Z input/output
- Boundary scan



I/O Standards

Table 1-8: Single-Ended I/O Standards

Standard	V _{CC0}	Drive/Class	Spartan-3 FPGAs	Spartan-3E FPGAs	Spartan-3A/3AN/3A DSP FPGAs	
LVCMOS	1.2V	2 mA	√	√	√	
		6 mA	√		√	
	1.5V	6 mA	√	√	√	
		12 mA	√		√	
	1.8V	8 mA	√	√	√	
		16 mA	√		√	
	2.5V	12 mA	√	√	√	
		24 mA	√		√	
	3.3V	16 mA	√	√	√	
		24 mA	√		√	
	LVTTL	3.3V	16 mA	√	√	√
			24 mA	√		√
PCI33	3.0V	-	√	√	√	
	3.3V	-	√	√	√	
PCI66	3.0V	-	√	√	√	
	3.3V	-	√	√	√	
PCIX	3.0V	-	√	√	√	
	3.3V	-	√	√	√	
SSTL	1.8V	I	√	√	√	
		II	√	√	√	
	2.5V	I	√	√	√	
		II	√	√	√	
	3.3V	I			√	
		II			√	

Table 1-8: Single-Ended I/O Standards (Continued)


Standard	V _{CC0}	Drive/Class	Spartan-3 FPGAs	Spartan-3E FPGAs	Spartan-3A/3AN/3A DSP FPGAs
HSTL	1.5V	I	√		√
		III	√		√
	1.8V	I	√	√	√
		II	√		√
		III	√	√	√
GTL		-	√		
		Plus	√		
DCI option	-	-	√		

Table 1-9: Differential I/O Standards


Standard	V _{CC0}	Spartan-3 FPGAs	Spartan-3E FPGAs	Spartan-3A/3AN/3A DSP FPGAs
LVDS	2.5V	√	√	√
	3.3V			√
BLVDS	2.5V	√	√	√
MINI_LVDS	2.5V		√	√
	3.3V			√
LVPECL	2.5V	√	√	√
	3.3V			√
RSDS	2.5V	√	√	√
	3.3V			√
TMDS	2.5V			√
	3.3V			√
PPDS	2.5V			√
	3.3V			√
LDT	2.5V	√		
LVDS_EXT	2.5V	√		
DIFF_SSTL	-	√	√	√
DIFF_HSTL	-	√	√	√
DIFF_TERM	-		√	√


TLL6219 ARM Processor Board

TLL6219 ARM Processor Board



TLL6219 Block Diagram





TLL6219 ARM926EJ-S Board

- **External interfaces**

- ◆ RS-232 serial port
- ◆ Ethernet
- ◆ USB-OTG (Linux host driver for flash disk)
- ◆ Graphic LCD panel


- **TLL5000 Interface**

- ◆ External memory interface
 - /CS1, /CS5 memory regions
 - D[31:0], A[23:0], control signals (thru CPLD)
- ◆ Connections to TLL6219 CPLD


Interface from ARM to FPGA

- All access from the ARM9 to hardware will be through the Chip Select 1 & 5 memory regions
- All TLL5000 peripherals must be accessed through the FPGA
- The only direct connection to the ARM9 is
 - ◆ QVGA LCD with touchscreen
 - ◆ RS-232
 - ◆ Ethernet

System Block Diagram




TLL6219 Mezzanine Connector A



MEZZANINE CONNECTOR I


TLL6219 Mezzanine Connector B



MEZZANINE CONNECTOR II

TLL6219 CPLD Connections

- ◆ CPLD_INT connects to PF[16]
- ◆ MISC[xxxxx] signal functions defined by CPLD
- ◆ /DTACK for cycle timing



EE 382V Class Notes

TLL6219 CPLD Overview

- The CPLD generates read and write strobes for accesses in the /CS1 and /CS5 spaces (combinational logic)
 - ◆ $cs1_rs_b = \sim(\sim cs1_b \& \sim oe_b)$;
 - ◆ $cs1_ws_b = \sim(\sim cs1_b \& \sim(\&eb) \& \sim rw_b)$;
 - ◆ $cs5_rs_b = \sim(\sim cs5_b \& \sim oe_b)$;
 - ◆ $cs5_ws_b = \sim(\sim cs5_b \& \sim(\&eb) \& \sim rw_b)$;
- /DTACK is synchronized in the CPLD
 - ◆ Single flip-flop synchronizer

EE 382V Class Notes

Foil # 40

The University of Texas at Austin

TLL6219 CPLD_MISC[] Pins

mz_cpld_misc[0] = cs1_rs_b;	/CS1 read strobe (active-low)
mz_cpld_misc[1] = cs1_ws_b;	/CS1 write strobe (active-low)
mz_cpld_misc[2] = cs5_rs_b;	/CS5 read strobe (active-low)
mz_cpld_misc[3] = cs5_ws_b;	/CS5 write strobe (active-low)
mz_cpld_misc[4] = oe_b;	from ARM926
mz_cpld_misc[5] = cs0_b;	from ARM926 (flash memory)
mz_cpld_misc[6] = cs1_b;	from ARM926 (FPGA access)
mz_cpld_misc[7] = cs2_b;	from ARM926 (SDRAM)
mz_cpld_misc[8] = cs3_b;	from ARM926 (Ethernet)
mz_cpld_misc[9] = cs5_b;	from ARM926 (FPGA access)
mz_cpld_misc[10] = nfio4;	TLL6219 jumper
mz_cpld_misc[11] = nfio5;	TLL6219 jumper
mz_cpld_misc[12] = data_dir;	TLL6219 transceiver control
mz_cpld_misc[13] = data_oe;	TLL6219 transceiver control
mz_cpld_misc[14] = fpga_interrupt;	FPGA IRQ to ARM926 PF[16]

TLL6219 Transceiver Control

- **The NFIO4 jumper is used to control data transceiver operation when the ARM926 is NOT accessing /CS1 or /CS5 space**
- **If the jumper is NOT installed, the data transceivers are disabled**
- **If the jumper IS installed, the data transceivers are enabled toward the FPGA to permit snooping bus activity that is not in the /CS1 or /CS5 spaces**

iMX21 External Interface Module (EIM)

- **The EIM permits very fine-grained control of the bus interface**
 - ◆ Bus width
 - ◆ Timing of /CSx assertion/negation
 - ◆ Timing of /OE, /WE assertion/negation
 - ◆ Dead cycles between transfers
 - ◆ DTACK sensitivity and sampling
 - ◆ Byte enable behavior
 - ◆ Burst mode

iMX21 EIM Timing Example





Figure 77. DTACK Edge Triggered Read Access, WSC=3F, OEA=8, OEN=5, AGE=1.

iMX21 Bus Timing with uMon Settings



* with DCT = 0, WSC = 4 **xcvr disabled** Dx is hi-Z during SNOOP if NFIO4 jumper removed

Chip Select configuration set uMon

• Chip Select 1 & 5 Upper Register settings in uMon

- ◆ CS1U, CS5U = 0x00000480
 - DCT = 0, at least 2 HCLK before /DTACK checked
 - RWA = 0, R/W asserted when address valid
 - WSC = 4 wait states (minimum cycle = 6 HCLK)
 - EW = 1, level sensitive /DTACK

Chip Select configuration set uMon

• Chip Select 1 & 5 Lower Register settings in uMon

◆ CS1L, CS5L = 0x22220E01

- WEA = 2, byte enables asserted 2 half-clocks after start of access
- WEN = 2, byte enables negated 2 half-clocks before end of access
- OEA, OEN = 2, similar for /OE on reads
- CSA = 0, /CS asserted when write starts
- CSN = 0, /CS negated when write ends
- EBC = 1, byte enables during writes only
- DSZ = 6, 32-bit bus width
- CSEN = 1, /CS enabled

TLL5000 Block Diagram

