

## EE382V: Embedded System Design and Modeling


### Lecture 8 – System-Level Design Tools

Andreas Gerstlauer  
Electrical and Computer Engineering  
University of Texas at Austin  
[gerstl@ece.utexas.edu](mailto:gerstl@ece.utexas.edu)



### Lecture 8: Outline

- **System-level design tools**
  - Commercial tools
  - Academic tools
- **SCE design examples**
  - Baseband platform
  - MP3 decoder
  - Cellphone
- **SCE commercialization**
  - Specify-Explore-Refine (SER) environment



## ESL Tools

- **Electronic System-Level (ESL) terminology misused**
    - Often single hardware unit only (high-level HW synthesis)
  - **System-level has to span across hardware and software**
    - System-level frontend
    - Hardware and software synthesis backend
- **Commercial tools for modeling and simulation**
- Algorithmic modeling (MoC) [UML, Matlab/Simulink, Labview]
  - Virtual system prototyping (TLM) [Coware, VaST, Virtutech]
- *Only horizontal integration across models / components*
- **Academic tools for synthesis and verification**
- MPSoc synthesis [SCE, Metropolis, SCD, PeaCE, Deadalus]
- *Vertical integration for path to implementation*

## Commercial Tools (1)

- **CoFluent**

- SystemC-based modeling and simulation
  - Networks of timed processes
  - Communication through queues, events, variables
- Early, high-level interactive design space exploration
  - Graphical application, architecture and mapping capture
  - Fast TLM simulation with estimated timing

- **Space Codesign**

- Graphical application, architecture and mapping capture (Eclipse)
  - Process network with message-passing or shared-memory channels
- SystemC TLM simulation
  - Annotated, host-compiled or cycle-accurate ISS models
- FPGA-based prototyping
  - Cross-compilation and third-party hardware synthesis (Forte/Catapult)

## Commercial Tools (2)

- **CoWare**

- Virtual system platforms
  - SystemC TLM capture, modeling and simulation
  - Extensive library of IP, processor and bus models
  - Application-specific processor ISS models (LISAtek acquisition)
- Proprietary SystemC simulation framework
  - Optimized SystemC kernel
  - Graphical debugging, visualization and analysis capabilities

- **Soc Designer**

- Proprietary, C++ based modeling and simulation
  - Fast, statically scheduled cycle-accurate simulation
  - Special cycle-callable component models

- **VaST and Virtutech**


- Proprietary SW-centric virtual platform modeling and simulation
  - Fast, cycle-approximate binary translated or compiled ISS + peripherals



## Academic Tools



- **Metropolis**
  - Platform-based design (PBD)
- **SystemCoDesigner**
  - Dynamic dataflow MoC
  - Automated design space exploration
- **Daedalus**
  - KPN MoC for streaming, multi-media applications
  - IP-based MPSoC assembly
- **PeaCE**
  - “Ptolemy extension as a Codesign Environment”
  - Recent extensions for software development (HoPES)
- **SCE**
  - SpecC-based “System-on-Chip Environment”
  - Successive, stepwise Specify-Explore-Refine methodology

## Academic Tools: Metropolis


- **Platform-based**
  - Pre-defined target architecture
    - Reuse
- **Meet-in-the-middle**
  - Platform mapping and configuration
- **General, proprietary meta-modeling language**
  - Capture function, architecture and mapping
- **Modeling framework**
  - Built-in parsing and simulation
  - Back-end point tool integration








## Abstract Programming Model



- **Hierarchical process graph**
  - Sequential processes
    - ANSI C code
  - Parallel-serial composition
    - Dependencies, Fork-join
- **Abstract inter-process communication**
  - Communication channels
    - Message-passing, queues, etc.
  - Shared variables

## System Transaction-Level Model (TLM)


- **Compile onto multi-core/multi-processor platform**
  - Implement computation on processors/cores and busses
  - Generate code for communication over bus network



- **Generate MPSoc TLM simulation model**
  - Fast and accurate for exploration and verification

## System Implementation

- **Synthesize hardware and software for each processor**
  - High-level/behavioral RTL and interface synthesis
    - Allocation, scheduling, binding
  - Software synthesis and RTOS targeting
    - Code generation, firmware synthesis, cross-compile & link



EE382V: Embedded Sys Dsgn and Modeling, Lecture 8

© 2009 A. Gerstlauer

15

## Academic MPSoC Design Tools

Approach	DSE	Comp. decision	Comm. decision	Comp. refine	Comm. refine
Daedalus	•	•	○	•	○
Koski	•	•	○	•	○
Metropolis		○		○	
PeaCE/HoPES	○	○		•	○
SCE				•	•
SystemCoDesigner	•	•	•	•	

EE382V: Embedded Sys Dsgn and Modeling, Lecture 8

© 2009 A. Gerstlauer

16

## Lecture 8: Outline

- ✓ System-level design tools

- ✓ Academic tools
- ✓ Commercial tools


- SCE design examples

- Baseband platform
- MP3 decoder
- Cellphone

- SCE commercialization



- Specify-Explore-Refine (SER) environment



## System-On-Chip Environment (SCE)



- **SCE Components:**

- Graphical frontend (sce, scchart)
- Editor (sced)
- Compiler and simulator (scc)
- Profiling and analysis (scprof)
- Architecture refinement (scar)
- RTOS refinement (scos)
- Network refinement (scnr)
- Communication refinement (scrcr)
- RTL refinement (scrtl)
- Software refinement (sc2c)
- Scripting interface (scsh)
- Tools and utilities ...






## Computation Design (2)

- Scheduling exploration**


- Static scheduling of behaviors into sequential tasks
  - Group (flatten) behaviors into tasks
  - Determine fixed execution order of behaviors in each task
- Dynamic scheduling of concurrent tasks by RTOS
  - Choose scheduling policy, i.e. round-robin or priority-based
  - For each set of tasks, determine task priorities

- Scheduled model**

- Abstract OS model in software PEs



## Baseband Example: Scheduled Model



- Partitioning, synchronization, message-passing, RPC
- Scheduling, task refinement, OS model insertion


## Communication Design (1)

- **Network exploration**


- Allocation of system network
  - Type (protocols) and number of system busses
  - Type and number of CEs (bridges and transducers, if applicable)
  - System connectivity
- Routing of channels over busses
  - Map each communication channel to a system bus (or an ordered list of busses, if applicable)

- **Network model**

- PEs + CEs
  - Middleware stacks
- Point-to-point links
  - Untyped packet transfers
  - Untyped memory interfaces



## Baseband Example: Network Model



- Data conversion, channel merging
- CE insertion, packeting, routing

## Communication Design (2)

### • Communication synthesis

- Assignment of bus parameters
  - Address mapping for each channel and memory interface
  - Synchronization mechanism for each channel (dedicated or shared interrupts, polling)
  - Transfer mode for each channel/interface (regular, burst, DMA)


### ➤ Transaction-level model (TLM)

➤ PEs + CEs + Busses

➤ Protocol stacks

➤ Abstract bus channels

➤ Bus transactions + interrupts



EE382V: Embedded Sys Dsgn and Modeling, Lecture 8

© 2009 A. Gerstlauer

27

## Communication Design (2)

### • Communication synthesis

- Assignment of bus parameters
  - Address mapping for each channel and memory interface
  - Synchronization mechanism for each channel (dedicated or shared interrupts, polling)
  - Transfer mode for each channel/interface (regular, burst, DMA)

### ➤ Transaction-level model (TLM)

➤ PEs + CEs + Busses

➤ Protocol stacks


➤ Abstract bus channels

➤ Bus transactions + interrupts

### ➤ Pin-accurate model (PAM)

➤ Physical bus structure



➤ Bit-accurate pins and wires





EE382V: Embedded Sys Dsgn and Modeling, Lecture 8

© 2009 A. Gerstlauer

28





## Cellphone Example

- **2 Subsystems**
  - ARM7TDMI
    - MP3 Decoding
    - Jpeg Encoding
  - Motorola DSP 56600k
    - GSM Transcoding
- **4 Accelerator HW blocks**
- **10 I/O HW blocks**
- **5 Busses**
  - AMBA AHB
  - DSP Port A bus
  - 3 Custom busses

EE382V: Embedded Sys Dsgn and Modeling, Lecture 8      © 2009 A. Gerstlauer      33

## SCE Exploration Results

- **Suite of industrial size examples**

Example		System Architecture (masters → slaves)	Model size (LOC)				Generation time
			Spec	Arch	Net	PAM	
JPEG	A1	CF→HW	1806	2732	2780	4642	1.01 s
Vocoder	A1	DSP→HW	7385	9594	9775	10679	4.77s
	A2	DSP→HW1,HW2		9632	9913	10989	5.21s
	A3	DSP→HW1,HW2,HW3		9659	9949	11041	5.76s
Mp3float	A1	CF→HW1	6900	28190	28204	29807	5.86s
	A2	CF→HW1,HW2,HW3 HW1→HW3 HW2→HW3		28275	28633	31172	6.18s
	A3	CF→HW1, HW2, HW3, HW4 HW1→HW3↔HW5 HW2↔HW4↔HW5		28736	30202	32795	17.69s
	A1	CF→HW1,HW2,HW3,HW4		17131	17270	21593	3.85s
Mp3fix	A2	ARM→2 I/O, LDCT, RDCT	13363	18300	18564	23228	7.01s
	A3	ARM→2 I/O, LDCT, RDCT LDCT↔I/O RDCT↔I/O		18748	19079	24471	7.40s
	A1	ARM→2 I/O, LDCT, RDCT		11481	17020	17685	21711
Baseband	A1	ARM→2 I/O, LDCT, RDCT					8.99s
Cellphone	A1	ARM→4 I/O, LDCT, RDCT, T DSP→HW, 4 I/O, T	16441	21936	22570	30072	9.49s

EE382V: Embedded Sys Dsgn and Modeling, Lecture 8      © 2009 A. Gerstlauer      34

## Lecture 8: Outline

- ✓ System-level design tools

- ✓ Academic tools
- ✓ Commercial tools


- ✓ SCE design examples

- ✓ Baseband platform
- ✓ MP3 decoder
- ✓ Cellphone

- SCE commercialization

- Specify-Explore-Refine (SER) environment

## ELEGANT Environment



ELEGANT : Electronic Design Guidance Tool for Space Use

Source: InterDesign Technologies, Inc. / Japanese Aerospace Exploration Agency (JAXA)

## ELEGANT SpaceWire Evaluation

- **SpaceWire: aerospace communication protocol standard**
  - High-speed and high-reliability interconnection network
    - Asynchronous, fault-tolerance, topology agnostic
- **Automated SpaceWire design with ELEGANT tool set**
  - From top-level specification model down to HW/SW
    - HW/SW partitioning and exploration of the architecture with SER
    - Synthesis down to SpaceCube prototyping platform

The diagram illustrates the ELEGANT SpaceWire Evaluation process. It starts with a 'SpW Specification Model' which feeds into the central 'ELEGANT' tool. The 'ELEGANT' tool performs 'HW/SW partitioning and synthesis'. This leads to two main output paths: 'SpW implemented in HW' (represented by a FAIDC board icon) and 'SpW implemented in HW and SW' (represented by a Micro computer SpaceCube icon). A feedback loop labeled 'Share/reuse SpW design with high-level descriptions' connects the output back to the 'ELEGANT' tool. On the left, there is a logo for JAXA (Japan Aerospace Exploration Agency) and the text 'Evaluate HW/SW tradeoffs before implementation'.

Source: Japanese Aerospace Exploration Agency (JAXA)

EE382V: Embedded Sys Dsgn and Modeling, Lecture 8      © 2009 A. Gerstlauer      37

## Lecture 8: Summary

- **System-level design tools**
  - Commercial focus still only on modeling and simulation
  - Academic approaches towards true system-level design
  - Emerging commercial backend HW/SW synthesis
    - Complete, automated system design flow
      - From specification to implementation
- **SCE design examples**
  - Industrial-size examples
- **SER commercialization**
  - Derivative of SCE
  - Integrated with tools for simulation, HW synthesis
  - Deployed in, e.g. NEC Toshiba Space Systems

EE382V: Embedded Sys Dsgn and Modeling, Lecture 8      © 2009 A. Gerstlauer      38