

EE382V: Embedded System Design and Modeling


Lecture 8 – Communication Modeling & Refinement

Andreas Gerstlauer
Electrical and Computer Engineering
University of Texas at Austin
gerstl@ece.utexas.edu



Lecture 8: Outline

- **Communication layers**
 - Application
 - Network: presentation, session, transport
 - Communication: link, stream, media access
 - Protocol, physical
- **Communication synthesis**
 - Protocol stack generation
 - Interface backend synthesis
- **System models**
 - From specification to TLM to Cycle-Accurate



Taxonomy of “Busses”

- **For each transaction between two communication partners**
 - 1 sender, 1 receiver
 - 1 master (initiator), 1 slave (listener)

- **Any combination of master/slave, sender/receiver**
 - **Master/Slave bus**
 - Statically fixed master/slave assignments for each PE pair
 - PEs can be masters, slaves or both (dual-port)
 - **Node-based bus (e.g. Ethernet, CAN):**
 - Sender is master, receiver is slave
- **Reliable (loss-less, error-free)??**

EE382V: Embedded Sys Dsgn and Modeling, Lecture 8 © 2010 A. Gerstlauer 4

Communication Modeling

- **ISO/OSI 7-layer network model**

Layer	Semantics	Functionality	Implementation	OSI
Application	Channels, variables	Computation	Application	7
Presentation	End-to-end typed messages	Data formatting	Application	6
Session	End-to-end untyped messages	Synchronization, Multiplexing	OS kernel	5
Transport	End-to-end data streams	Packeting, Flow control, Error correction	OS kernel	4
Network	End-to-end packets	Routing	OS kernel	3
Link	Point-to-point logical links	Station typing, Synchronization	Driver	2b
Stream	Point-to-point control/data streams	Multiplexing, Addressing	Driver	2b
Media Access	Shared medium byte streams	Data slicing, Arbitration	HAL	2a
Protocol	Media (word/frame) transactions	Protocol timing	Hardware	2a
Physical	Pins, wires	Driving, sampling	Interconnect	1

➤ **A model, not an implementation !**

Lecture 8: Outline

- **Communication layers**
 - Application
 - Network: presentation, session, transport
 - Communication: link, stream, media access
 - Protocol, physical
- **Communication synthesis**
 - Protocol stack generation
 - Interface backend synthesis
- **System models**
 - From specification to TLM to Cycle-Accurate

Communication Primitives

- **Events, transitions**
 - Pure control flow, no data
 - **Shared variables**
 - No control flow, no synchronization
 - **Synchronous message passing**
 - No buffering, two-way control flow
 - **Asynchronous message passing**
 - Only control flow from sender to receiver guaranteed
 - May or may not use buffers (implementation dependent)
 - **Queues**
 - Fixed, defined queue length (buffering)
 - **Complex channels**
 - Semaphores, mutexes
- **Reliable communication primitives (lossless, error-free)**


EE382V: Embedded Sys Dsgn and Modeling, Lecture 8

© 2010 A. Gerstlauer

7

Application Layer (1)

- **Synchronization**
 - Synthesize control flow



- Implement sequential transitions across parallel components

EE382V: Embedded Sys Dsgn and Modeling, Lecture 8

© 2010 A. Gerstlauer

8

Application Layer (2)

- Storage**
 - Shared variable mapping to memories

The diagram illustrates three ways to map a global storage variable $v1$ to local memories:

- Distributed:** Two processing elements, PE1 and PE2, are shown. PE1 contains process P1 and a block BSnd. PE2 contains process P2 and a block BRcv. A channel C1 connects BSnd to BRcv. Variable $v1$ is shown inside P1.
- Memory-mapped I/O:** A CPU and HW are shown. The CPU contains P1 and C1. The HW contains P2 and $v1$. Arrows indicate data flow between the CPU and HW.
- Shared memory:** A CPU and HW are shown. The CPU contains P1 and C1. The HW contains P2. A shared memory block Mem contains $v1$. Arrows show both the CPU and HW connected to the shared memory.

➤ Map global storage to local memories

EE382V: Embedded Sys Dsgn and Modeling, Lecture 8 © 2010 A. Gerstlauer 9

Application Layer (3)

- Channels**
 - Complex channel synthesis

The diagram illustrates two ways to synthesize a channel CQueue:

- Dedicated hardware:** Two hardware blocks, HW1 and HW2, are shown. HW1 contains P1 and C1. HW2 contains P2 and C2. A Queue block is placed between C1 and C2.
- Additional process:** Two hardware blocks, HW1 and HW2, are shown. HW1 contains P1 and a Queue block. HW2 contains P2. A channel C1 connects the Queue block in HW1 to P2 in HW2.

➤ Client-server implementation


- Server process
- Remote procedure call (RPC) channels

EE382V: Embedded Sys Dsgn and Modeling, Lecture 8 © 2010 A. Gerstlauer 10

Presentation Layer

- **Data formatting**

- Translate abstract data types into canonical network byte layout
 1. Global network data layout
 2. Shared, optimized layout for each pair of communicating PEs
- Convert typed messages into untyped, ordered byte streams
- Convert variables into memory byte layout




- Bitwidth of machine character (smallest addressable unit)
- Size and Alignment (in characters)
- Endianess

Session Layer

- **Channel merging**


- Merge application channels into a set of untyped end-to-end message streams
 1. Unconditionally merge sequential channels
 2. Merge concurrent channels with additional session ID (message header)
- Channel selection over end-to-end transports



Network Layer


- **Split network into subnets**

- Routing of end-to-end paths over point-to-point links
- Insert communication elements (CEs) to connect busses




- **Bridges**

- Transparently connect slave & master sides at protocol level
- Bridges maintain synchronicity, no buffering



- **Transducers**

- Store-and-forwarding of data packets between incompatible busses
- Intermediate buffering, results in asynchronous communication



Transport Layer


- **Packeting and routing**

- Packetization to reduce buffer sizes
 1. Fixed packet sizes (plus padding)
 2. Variable packet size (plus length header)
- Protocol exchanges (ack) to restore synchronicity
 - Iff synchronous message passing and transducer in the path
- Packet switching and identification (logical routing)
 1. Dedicated logical links (defer identification to lower layers)
 2. Network endpoint addressing (plus packet address headers)
- Physical routing in case of multiple paths between PEs
 1. Static, predetermined routing (based on connectivity/headers)
 2. Dynamic (runtime) routing

Link Layer (1)

Synchronization (1)

- Ensure slave is ready before master initiates transaction
 1. Always ready slaves (memories and memory-mapped I/O)
 2. Defer to fully synchronized bus protocol (e.g. RS232)
 3. Separate synchronization mechanism




- Events from slave to master for master/slave busses
- Synchronization packets for node-based busses


Link Layer (2)

Synchronization (2)

- Dedicated interrupts




- Shared interrupts




Link Layer (3)

- Synchronization (3)

- Slave polling



- Flag in master



Stream Layer


- Addressing

- Multiplexing of links over shared medium
 - Separation in space through addressing
 - Assign physical bus addresses to links
 1. Dedicated physical addresses per link
 2. Shared physical addresses plus packet ID/address in packet header

Media Access (MAC) Layer

- Data slicing**

- Split data packets into multiple bus word/frame transactions



- Optimized data slicing utilizing supported bus modes (e.g. burst)

- Arbitration**



- Separate individual bus transactions in time
 - Centralized using arbiters
 - Distributed
- Insert arbiter components

Protocol, Physical Layers

- Bus interface**

- Generate state machines implementing bus protocols
- Timing-accurate based on timing diagrams and timing constraints

- Bus protocol database



- Port mapping and bus wiring**

- Connectivity of component ports to bus, interrupt wires/lines
- Generate top-level system netlist

Lecture 8: Outline

✓ Communication layers

- ✓ Application
- ✓ Network: presentation, session, transport
- ✓ Communication: link, stream, media access
- ✓ Protocol, physical

• Communication synthesis

- Protocol stack generation
- Interface backend synthesis

• System models

- From specification to TLM to Cycle-Accurate


Source: A. Gerstlauer, D. Shin, J. Peng, R. Dömer, D. Gajski, "Automatic, Layer-based Generation of System-On-Chip Bus Communication Models," TCAD07

EE382V: Embedded Sys Dsgn and Modeling, Lecture 8

© 2010 A. Gerstlauer

21

Architecture Model



• Application layer (virtual system architecture)

- Computation
 - PEs (functionality)
 - Memories (storage)
- Abstract end-to-end communication
 - Queues, semaphores
 - Sync./async. message-passing
 - Shared variables/memories
 - Events, transitions

➤ Reliable, loss-less application communication

EE382V: Embedded Sys Dsgn and Modeling, Lecture 8

© 2010 A. Gerstlauer

22

Network Model

Presentation, session:

```
send(type msg) {
  char buf[M];
  1: msg->buf;
  2: net.send(buf);
}
```

Data conversion

Network, transport:

```
send(void* msg, len) {
  for (pkt in msg):
    s1 link.send(pkt);
    s2 link.recv(ack);
}
```

Packeting, acknowledgement

- **Network layers**
 - PEs + Memories + CEs
 - Transducers (store-and-forward)
 - Point-to-point link communication
 - Synchronous packet transfers (data link channels)
 - Memory accesses (shared memory, memory-mapped I/O)
 - Events (control flow)

➤ **Communication topology**

EE382V: Embedded Sys Dsgn and Modeling, Lecture 8 © 2010 A. Gerstlauer 23

Transaction-Level Model

Link, stream:

```
send(void* p, len) {
  s1 wait(intr);
  s2 mac.write(p, addr);
}
```

Synchronization, addressing

Media access:

```
intHandler() {
  notify(intr);
}
write(void* d, len, a) {
  s0 bus.writeWord(a,w);
}
```

Data slicing

- **Link layers**
 - PEs + Memories + CEs + Busses
 - Bus bridges
 - Communication via bus transactions (bus TLM)
 - Address, data, arbitration
 - Synchronization (interrupts, polling)

➤ **System communication architecture**

EE382V: Embedded Sys Dsgn and Modeling, Lecture 8 © 2010 A. Gerstlauer 24

Pin-Accurate Model (PAM)

Protocol, physical:

```

writeWord(addr, word) {
  HCLK
  HREQ
  HGRANT
  HCNTRL
  HADDR
  HWDATA
  HREADY
  time
  Arbitration
  Address
  Data
}
    
```

Protocol timing, wire driving & sampling

- **Bus-functional layers**
 - PEs + Memories + CEs + Busses
 - Pin-, cycle- and bit-accurate bus-functional components
 - Communication via ports and wires
 - Address, data, control busses
 - Interrupts

EE382V: Embedded Sys Dsgn and Modeling, Lecture 8 © 2010 A. Gerstlauer 25

Protocol Stack Optimizations (1)

- **Automatically generated code during refinement**
 - Layer-based code organization and separation

Presentation:

```

send(type msg) {
  char buf[M];
  1: msg->buf;
  2: net.send(buf);
}
    
```

Data conversion

Network:

```

send(d) {
  1: for (p in d) {
    link.send(d[p]);
  }
  2: link.recv(ack);
}
    
```

Packeting, acknowledgement

Link:

```

send(p) {
  1: wait(intr);
  2: mac.write(p);
}
    
```

Synchronization

MAC:

```


write(b) {
  1: for(w in b) {
    protocol.write(w);
  }
}
    
```

Data slicing

EE382V: Embedded Sys Dsgn and Modeling, Lecture 8 © 2010 A. Gerstlauer 26

Protocol Stack Optimizations (2)

- Apply automatic code optimizations during refinement
 - Code optimized for HW/SW synthesis
 - Layer merging and cross-optimizations (inline/interleave)




EE382V: Embedded Sys Dsgn and Modeling, Lecture 8

© 2010 A. Gerstlauer

27



Interface Synthesis (1)



EE382V: Embedded Sys Dsgn and Modeling, Lecture 8

© 2010 A. Gerstlauer

28



Lecture 8: Outline


- ✓ **Communication layers**
 - ✓ Application
 - ✓ Network: presentation, session, transport
 - ✓ Communication: link, stream, media access
 - ✓ Protocol, physical
- ✓ **Communication synthesis**
 - ✓ Protocol stack generation
 - ✓ Interface backend synthesis
- **System models**
 - From specification to TLM to Cycle-Accurate

System Design Flow

- **Abstraction based on level of detail & granularity**
 - Computation and communication

➤ System design flow

- Path from model A to model F



Source: L. Cai, D. Gajski. "Transaction level modeling: An overview", ISSS 2003

➤ Design methodology and modeling flow

- Set of models and transformations between models

System Models

- From layers to system models...

Cycle Accurate Model

Transaction Level Models

Specification Model

App	7.	Application	MP	7.	Application	App
	6.	Presentation		6.	Presentation	
	5.	Session		5.	Session	
OS	4.	Transport		4.	Transport	OS
	3.	Network		3.	Network	
	2b.	Link + Stream		2b.	Link + Stream	
HAL	2a.	Media Access		2a.	Media Access	HAL
HW	2a.	Protocol		2a.	Protocol	HW
	1.	Physical		1.	Physical	

Address
Data
Control

CAM

EE382V: Embedded Sys Dsgn and Modeling, Lecture 8

© 2010 A. Gerstlauer

33

Specification Model

- Abstract, high-level system functionality
 - Computation
 - Processes
 - Variables
 - Communication
 - Sync./async. message-passing
 - Memory interfaces
 - Events

EE382V: Embedded Sys Dsgn and Modeling, Lecture 8


© 2010 A. Gerstlauer

34

Network TLM

- **Topology of communication architecture.**

- PEs + Memories + CEs
- Upper protocol layers inserted into PEs/CEs
- Communication via point-to-point links
 - Synchronous packet transfers (data transfers)
 - Memory accesses (shared memory, memory-mapped I/O)
 - Events (control flow)



EE382V: Embedded Sys Dsgn and Modeling, Lecture 8


© 2010 A. Gerstlauer

35

Protocol TLM

- **Abstract component & bus structure/architecture**

- PEs + Memories + CEs + Busses
- Communication layers down to protocol transactions
- Communication via transaction-level channels
 - Bus protocol transactions (data transfers)
 - Synchronization events (interrupts)




EE382V: Embedded Sys Dsgn and Modeling, Lecture 8

© 2010 A. Gerstlauer

36

Bus Cycle-Accurate Model (BCAM)

- **Component & bus structure/architecture**
 - PEs + Memories + CEs + Busses
 - Pin-accurate bus-functional components
 - Pin- and cycle-accurate communication




EE382V: Embedded Sys Dsgn and Modeling, Lecture 8

© 2010 A. Gerstlauer

37

Cycle-Accurate Model (CAM)


- **Component & bus implementation**
 - PEs + Memories + CEs + Busses
 - Cycle-accurate components
 - Instruction-set simulators (ISS) running final target binaries
 - RTL hardware models
 - Bus protocol state machines



EE382V: Embedded Sys Dsgn and Modeling, Lecture 8

© 2010 A. Gerstlauer

38



Lecture 12: Summary

- **Modeling of system computation and communication**
 - From specification
 - System behavior, Models of Computation (MoCs)
 - To implementation
 - Layers of implementation detail
 - Flow of well-defined models as basis for automated design process
- **Various level of abstraction, accuracy and speed**
 - Functional specification
 - Native speeds but inaccurate
 - Traditional cycle-accurate model (CAM)
 - 100% accurate but slow
 - Transaction-level models (TLMs)
 - Fast and accurate virtual prototyping

Lecture 8: Summary

- **Communication modeling & refinement**
 - Systematic, structured communication design flow
 - Layer-based modeling and refinement
 - Well-defined levels, models and design steps
 - Support for rich applications and wide variety of target architectures
 - Intermediate abstractions & models
 - Rapid, early feedback, validation and exploration
 - Accuracy vs. speed tradeoffs
- **Communication synthesis**
 - Generation of communication layer implementations
 - Application and target-architecture specific, customized and optimized
 - Protocol stack optimizations
 - Merging and cross-optimizations of layers
 - Interface backend synthesis