Description

Embedded computer systems are ubiquitous, integrated into many devices we interact with on a daily basis. Driven by ever increasing application demands and technological advances that allow us to put complete multi-processor systems on a chip (MPSoCs), system complexities are growing exponentially. Together with tight constraints and market pressures, this makes the system design process a tremendous challenge and well-defined design methods and design automation techniques crucial to its success.

This course presents state-of-the-art methods, concepts, tools and techniques for system-level design and modeling of complete multi-processor systems from specification down to implementation across hardware-software boundaries. Using the SpecC and SystemC languages and the System-On-Chip Environment (SCE), we will specify, simulate, analyze, model and design systems based on examples of typical embedded applications.

Prerequisites

- Embedded real-time system design and hardware/software interfacing (EE345M Embedded & Real-time Systems, or equivalent);
- Working knowledge of C/C++, algorithms and data structures (EE322C Data Structures, or equivalent);
- Digital hardware design and hardware description languages (EE360M Digital System Design using VHDL, or equivalent).

Topics

Most likely covered in class at some point:

- Embedded systems, electronic system-level (ESL) design;
- System-level design languages (SLDLs): SpecC, SystemC;
- Models of Computation (MoCs): finite state machines (FSMs), dataflow, process networks, discrete event;
- System specification, profiling, analysis and estimation;
- System-level design: partitioning, scheduling, communication synthesis;
- System-level modeling: processor and RTOS modeling, transaction-level modeling (TLM) for communication;
- System-level synthesis: design space exploration (DSE);
- Embedded hardware and software implementation: synthesis and cosimulation;
- System design examples and case studies.
Textbooks

Required

Optional

Grading

Homeworks:  15%
Labs:      20%
Midterm:   25%
Project:   40%

Late submissions will not be accepted. Oral discussion of homework problems is encouraged but make sure to submit your own individual and independent solution. Labs and final projects can be done in teams. Collaboration on projects is encouraged. Copying of any part of a solution without explicit reference to its source is plagiarism and considered cheating.

Outline and Schedule (Tentative)

<table>
<thead>
<tr>
<th>Week</th>
<th>Dates</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Aug 25</td>
<td>Introduction</td>
</tr>
<tr>
<td>2</td>
<td>Aug 30, Sep 1</td>
<td>Design methodologies, models and languages</td>
</tr>
<tr>
<td>3</td>
<td>Sep 6, 8</td>
<td>The SpecC and SystemC System-Level Design Languages</td>
</tr>
<tr>
<td>4</td>
<td>Sep 13, 15</td>
<td>System specification and semantics</td>
</tr>
<tr>
<td>5</td>
<td>Sep 20, 22</td>
<td>Models of computation: process-based</td>
</tr>
<tr>
<td>6</td>
<td>Sep 27, 29</td>
<td>Models of computation: state-based</td>
</tr>
<tr>
<td>7</td>
<td>Oct 4, 6</td>
<td>Design Space Exploration and Mapping</td>
</tr>
<tr>
<td>8</td>
<td>Oct 11, 13</td>
<td>System-Level Refinement and Synthesis</td>
</tr>
<tr>
<td>9</td>
<td>Oct 18, 20</td>
<td>Computation modeling and refinement</td>
</tr>
<tr>
<td>10</td>
<td>Oct 25, 27</td>
<td>Communication modeling and refinement</td>
</tr>
<tr>
<td>11</td>
<td>Nov 1, 3</td>
<td>System Modeling, Review</td>
</tr>
<tr>
<td>12</td>
<td>Nov 8, 10</td>
<td><strong>Midterm</strong>, Guest lecture</td>
</tr>
<tr>
<td>13</td>
<td>Nov 15, 17</td>
<td>Electronic system-level design tools and design studies</td>
</tr>
<tr>
<td>14</td>
<td>Nov 22, 24</td>
<td>Review and wrapup, <em>Thanksgiving holiday</em></td>
</tr>
<tr>
<td>15</td>
<td>Nov 29, Dec 1</td>
<td><strong>Project presentations</strong></td>
</tr>
</tbody>
</table>
Electronic Mail Notification Policy
In this course e-mail will be used as a means of communication with students. You will be responsible for checking your e-mail regularly for class work and announcements. The complete text of the University electronic mail notification policy and instructions for updating your e-mail address are available at http://www.utexas.edu/its/policies/emailnotify.html.

Use of Blackboard and Class Web Site
This course uses the class web page and Blackboard to distribute course materials, to communicate and collaborate online, to submit assignments and to post solutions and grades. You will be responsible for checking the class web page and the Blackboard course site regularly for class work and announcements. As with all computer systems, there are occasional scheduled downtimes as well as unanticipated disruptions. Notification of disruptions will be posted on the Blackboard login page. Scheduled downtimes are not an excuse for late work. However, if there is an unscheduled downtime for a significant period of time, I will make an adjustment if it occurs close to the due date.

Students with Disabilities
The University of Texas at Austin provides upon request appropriate academic accommodations for qualified students with disabilities. For more information, contact the Office of the Dean of Students at 471-6259, 471-4641 TTY or the College of Engineering Director of Students with Disabilities at 471-4382.

Religious Holidays
Religious holy days sometimes conflict with class and examination schedules. If you miss an examination, work assignment, or other project due to the observance of a religious holy day you will be given an opportunity to complete the work missed within a reasonable time after the absence. It is the policy of The University of Texas at Austin that you must notify each of your instructors at least fourteen days prior to the classes scheduled on dates you will be absent to observe a religious holy day.