

Objectives

> After completing this module, you will be able to:

- Describe embedded system development flow in Zynq using Vivado
- List the steps involved in creating an hardware accelerator
- State how an accelerator created in Vivado HLS is used in Vivado Design Suite

© Copyright 2014 Xilinx

EXILINX > ALL PROGRAMMABLE.















4) Generate the Adapter	
 Select Solution > Export RTL Select IP Catalog, System Generator for Vivado 	Export RTL Dialog
or PCore for EDK Click on Configuration if you want to change the version number or other information	Format Selection
 Default is v1_00_a Click on OK 	Options Evaluate Verilog
 The directory (ip) will be generated under the impl folder under the current project directory and current solution 	
 Only RTL code in Verilog will be generated, even if you select VHDL language 	Do not show this dialog box again.
Creating an Accelerator 26-10 © Copyright 2014 Xilinx	XILINX > ALL PROGRAMMABLE.











Summary		
Vivado HLS provides wide support of AXI interfaces, System Generator design, and Pcore for EDK		
 Assign as an external resource, just like a RAM 		
 The choice of adapter is a function of the C variable type (pointer, etc.) 		
Start with the correct C argume	nt type	
 Verify the design at the C level 		
 Accept the default block-level I/O protocol 		
 Select the port-level I/O protocol that gives the required pcore adapter interface 		
 Specify the port to have the appropriate adapter RESOURCE 		
 Optionally group and rename ports 		
Export the design		
Add the IP in Vivado's IP Integration	ator	
-		
Creating an Accelerator 26- 16	© Copyright 2014 Xilinx	EXILINX > ALL PROGRAMMABLE.