



IP Integrator and Embedded System Design Flow

Zynq
Vivado 2014.2 Version

This material exempt per Department of Commerce license exception TSU

© Copyright 2014 Xilinx

Objectives

➤ **After completing this module, you will be able to:**

- Understand how to achieve greater design productivity using Vivado IP Integrator
- Understand how to rapidly create and reuse subsystem level IP with Vivado and IP Integrator
- Describe the embedded design flow in Vivado
- Explain how IP is added to extend processing system functionality

Outline


- **IP Integrator**
- **Embedded System Development Flow in Vivado**
 - Hardware Platform Creation
 - SDK Software Platform
- **IP Catalog**
- **Summary**

Challenges of Designing with Complex IP

- **Modern IP contains multiple complex interfaces**
 - Many signals, complex port mappings in RTL
 - Connectivity in overall design not apparent
- **Modern IP is highly parameterizable**
 - Designer must maintain consistency between interconnected IP blocks
 - Designer must understand interactions between blocks
- **Subsystems containing multiple IP blocks are often difficult to capture and reuse**
 - How to best capture IP for reuse
- **To help designers be more productive when integrating IP, Xilinx introduced Vivado IP Integrator.....**

What is IP Integrator?

- A hierarchical IP integration tool for processor based and non-processor based systems
- A graphical and scriptable IP configuration and connection environment




IP Integrator and Embedded System Design 14-5

© Copyright 2014 Xilinx

XILINX ALL PROGRAMMABLE.

Benefits of Vivado IP Integrator

- **Interface Level Connectivity**
 - Connect complex interfaces between IP in a single step
 - Users can create custom interface definitions
- **Integration and Reuse of IP**
 - Rapid creation of complex IP by packaging the contents of a diagram
- **Automatic Generation of HDL**
 - Instantiates all IP in a diagram and makes all the interconnections
- **Take advantage of IP metadata**
 - Propagate correct parameters to connected IP
 - Recognition of unique data types
- **Processor based system support**




IP Integrator and Embedded System Design 14-6

© Copyright 2014 Xilinx

XILINX ALL PROGRAMMABLE.

Vivado IP Integrator User Interface



IP Integrator and Embedded System Design 14-7

© Copyright 2014 Xilinx

XILINX ALL PROGRAMMABLE.

Outline

- IP Integrator
- **Embedded System Development Flow in Vivado**
 - Hardware Platform Creation
 - SDK Software Platform
- IP Catalog
- Summary

IP Integrator and Embedded System Design 14-8

© Copyright 2014 Xilinx

XILINX ALL PROGRAMMABLE.

Embedded Design Architecture in Zynq

► Embedded design with Zynq is based on:

- Processor and peripherals
 - Dual ARM® Cortex™ -A9 processors of Zynq-7000 AP SoC
 - AXI interconnect
 - AXI component peripherals
 - Reset, clocking, debug ports
- Software platform for processing system
 - Bare Metal Applications or OS's (e.g. Linux, FreeRTOS)
 - C language support
 - Processor services
 - C drivers for hardware
- User application
 - Interrupt service routines (optional)

The PS and the PL

► The Zynq-7000 AP SoC architecture consists of two major sections

- PS: Processing system
 - Dual ARM Cortex-A9 processor based
 - Multiple peripherals
 - Hard silicon core
- PL: Programmable logic
 - Uses the same 7 series programmable logic
 - Artix™-based devices: Z-7010, Z-7015 and Z-7020 (high-range I/O banks only)
 - Kintex™-based devices: Z-7030, Z-7045, and Z-7100 (mix of high-range and high-performance I/O banks)

Embedded System Tools: Hardware

➤ Hardware development tools

- IP Integrator
- IP Packager
- Simulation model generation
- Hardware netlist generation
- Hardware Manager to program FPGA
- Hardware debugging using Vivado analyzer

Embedded System Tools: Software


➤ Eclipse IDE-based Xilinx Software Development Kit (XSDK)

- Board support package creation
- GNU software development tools
 - C/C++ compiler for the MicroBlaze and ARM Cortex-A9 processors (gcc)
 - Debugger for the MicroBlaze and ARM Cortex-A9 processors (gdb)
- TCF framework – multicore debug

➤ Board support packages (BSPs)

- Stand-alone BSP
 - Free basic device drivers and utilities from Xilinx
 - NOT an RTOS

Embedded System Design using Vivado + XSDK



IP Integrator and Embedded System Design 14-13

© Copyright 2014 Xilinx

XILINX ALL PROGRAMMABLE.

Outline

- **IP Integrator**
- **Embedded System Development Flow in Vivado**
 - Hardware Platform Creation
 - SDK Software Platform
- **IP Catalog**
- **Summary**


IP Integrator and Embedded System Design 14-14

© Copyright 2014 Xilinx

XILINX ALL PROGRAMMABLE.

Zynq Customization Processing System

- Zynq Block Design
- PS-PL Configuration
- Peripheral I/O Pins (Table View)
- MIO Configuration
- Clock Configuration
- DDR Configuration
- SMC Timing Calculation
- Interrupts



IP Integrator and Embedded System Design 14-15

© Copyright 2014 Xilinx

XILINX ALL PROGRAMMABLE.

PS-PL Configuration

- GP Master enabling
- GP Slave enabling
- HP Slave enabling
- ACP Slave enabling
- PS-PL Cross Trigger
 - For system debugging

Page Navigator << PS-PL Configuration Summary Report

Search: Q-

Name	Select	Description
General		
DMA Controller		
GP Master AXI Interface		
M AXI GP0 interface	<input checked="" type="checkbox"/>	Enables General purpose AXI master interface 0
M AXI GP1 interface	<input type="checkbox"/>	Enables General purpose AXI master interface 1
GP Slave AXI Interface		
S AXI GP0 interface	<input type="checkbox"/>	Enables General purpose 32-bit AXI Slave interface 0
S AXI GP1 interface	<input type="checkbox"/>	Enables General purpose 32-bit AXI Slave interface 1
HP Slave AXI Interface		
S AXI HP0 interface	<input type="checkbox"/>	Enables AXI high performance slave interface 0
S AXI HP1 interface	<input type="checkbox"/>	Enables AXI high performance slave interface 1
S AXI HP2 interface	<input type="checkbox"/>	Enables AXI high performance slave interface 2
S AXI HP3 interface	<input type="checkbox"/>	Enables AXI high performance slave interface 3
ACP Slave AXI Interface		
S AXI ACP interface	<input type="checkbox"/>	Enables AXI coherent 64-bit slave interface
Tie off AXUSER	<input type="checkbox"/>	Tie off AXUSER signals to always enable coherency
PS-PL Cross Trigger interface	<input type="checkbox"/>	Enables PL cross trigger signals to PS and vice-versa
Input Cross Trigger		
Output Cross Trigger		

IP Integrator and Embedded System Design 14-16

© Copyright 2014 Xilinx

XILINX ALL PROGRAMMABLE.

Peripheral I/O Pins

Page Navigator << Peripheral I/O Pins [Summary Report](#)

Zynq Block Design

PS-PL Configuration

Peripheral I/O Pins

MIO Configuration

Clock Configuration

DDR Configuration

SMC Timing Calculation

Interrupts

Search: Q~

Bank 0 LVCMOS 3.3V Bank 1 LVCMOS 1.8V

Peripherals

- Quad SPI Flash
- SRAM/NOR Flash
- NAND Flash
- Ethernet 0
- Ethernet 1
- USB 0
- USB 1
- SD 0
- SD 1
- SPI 0
- SPI 1
- UART 0
- UART 1
- I2C 0

IP Integrator and Embedded System Design 14-17

© Copyright 2014 Xilinx

XILINX ALL PROGRAMMABLE.

MIO Configuration

► Use MIO Configuration to select, de-select various Peripherals

Page Navigator << MIO Configuration [Summary Report](#)

Zynq Block Design

PS-PL Configuration

Peripheral I/O Pins

MIO Configuration

Clock Configuration

DDR Configuration

SMC Timing Calculation

Interrupts

Bank 0 IO Voltage LVCMOS 3.3V Bank 1 IO Voltage LVCMOS 1.8V

Search: Q~

Peripheral	IO	Signal	IO Type	Speed	Pullup	Dir
Memory Interfaces						
I/O Peripherals						
<input checked="" type="checkbox"/> ENET 0	MIO 16 .. 27					
<input type="checkbox"/> ENET 1						
<input checked="" type="checkbox"/> USB 0	MIO 28 .. 39					
<input type="checkbox"/> USB 1						
<input checked="" type="checkbox"/> SD 0	MIO 40 .. 45					
<input type="checkbox"/> SD 1						
<input type="checkbox"/> UART 0						
<input checked="" type="checkbox"/> UART 1	MIO 48 .. 49					
Modem signals						
<input type="checkbox"/> UART 1	MIO 48	tx	LVCMOS 1.8V	slow	disabled	out
<input type="checkbox"/> UART 1	MIO 49	rx	LVCMOS 1.8V	slow	disabled	in
<input type="checkbox"/> I2C 0						
<input type="checkbox"/> I2C 1						

IP Integrator and Embedded System Design 14-18


© Copyright 2014 Xilinx

XILINX ALL PROGRAMMABLE.

Clock Configuration

➤ Clock Configuration

- Input frequency can be set
 - Processor, DDR
- All IOP clock frequencies can be set
- PL fabric clocks can be enabled and configured
- Set Timers



Exporting to SDK


➤ Export hardware first

- The Hardware Description File (hdf) format file containing all the relevant information will be created and placed under the *.sdk directory
- Include bitstream if generated

➤ Launch SDK

- Software development is performed with the Xilinx Software Development Kit tool (SDK)

➤ The SDK tool will then associate user software projects to hardware



Outline

- **IP Integrator**
- **Embedded System Development Flow in Vivado**
 - Hardware Platform Creation
 - SDK Software Platform
- **IP Catalog**
- **Summary**


Xilinx Software Development Kit (XSDK)

- **Full-featured software design environment**
- **Separate tool from Vivado – can install standalone for SW teams**
- **Based on popular Eclipse open-source IDE**
- **Used for software applications only; hardware design and modifications are done in Vivado**
- **Well-integrated environment for seamless debugging of embedded targets**
- **Sophisticated software design environment with many options and features with support for**
 - Multiple processors
 - Multiple software platforms
 - Multiple software applications
- **Fully Featured C/C++ code editor and error navigator**



SDK Workbench Views


- 1 C/C++ project outline displays the elements of a project with file decorators (icons) for easy identification
- 2 C/C++ editor for integrated software creation
- 3 Code outline displays elements of the software file under development with file decorators (icons) for easy identification
- 4 Problems, Console, Properties views list output information associated with the software development flow



Software Management Settings


Software is managed in three major areas

- Compiler/Linker Options
 - Application program
- Software Platform Settings
 - Board support package
- Linker Script Generation
 - Assigning software to memory resources



Software Development Flow

- **Create hardware platform project**
 - Automatically performed when SDK tool is launched from Vivado project
 - The hardware should have been exported
- **Create BSP**
 - System software, board support package
- **Create software application**
- **Create linker script**
- **Build project**
 - compile, assemble, link output file
<app_project>.elf




Outline

- **IP Integrator**
- **Embedded System Development Flow in Vivado**
 - Hardware Platform Creation
 - SDK Software Platform
- **IP Catalog**
- **Summary**

Vivado IP Catalog

- The IP Catalog contain a collection of IP that can be used to assemble a system
- Supported by IPI
- Each IP block has its own configuration parameters
- Most of the IP are free, some require licenses
- Stored as source code in the install directory
 - Always synthesized with the latest tools
 - Some proprietary source code is encrypted
- IP Core search path
 - Current project directory
 - MyProcessorIPLib directory (user defined)
 - Repository Directory listed using
Project → **Project Options** → **Device and Repository Search** tab
 - %XILINX_INSTALL%\Vivado\2014.2\data\ip (tools installation directory)




IP Peripherals Included as Source (Free)

- **Bus and bridge controllers**
 - AXI to AXI connector
 - Local Memory Bus (LMB)
 - AXI Chip to Chip
 - AHB-Lite to AXI
 - AXI4-Lite to APB
 - AXI4 to AHB-Lite
- **Debug cores**
 - Integrated Logic Analyzer
- **DMA and Timers**
 - Watchdog, fixed interval
- **Inter-processor communication**
- **External peripheral controller Memory and memory controller**
- **High-speed and low-speed communication peripherals**
 - AXI 10/100 Ethernet MAC controller
 - Hard-core tri-mode Ethernet MAC
 - AXI IIC
 - AXI SPI
 - AXI UART
- **Other cores**
 - System monitor
 - Xilinx Analog-to-Digital Converter (XADC)
 - Clock generator
 - System reset module
 - interrupt controller

Communicating with PL

- **Processing system master**
 - Two ports from the processing system to programmable logic
 - Connects the CPU block to common peripherals through the central interconnect
- **Processing system slave**
 - Two ports from programmable logic to the processing system
- **Slave PL peripherals address range**
 - 4000_0000 and 7FFF_FFFF (connected to GP0) and
 - 8000_0000 and BFFF_FFFF (connected to GP1)




IP Integrator and Embedded System Design 14-29

© Copyright 2014 Xilinx

XILINX ALL PROGRAMMABLE.

Add IP in the PL

- **Configure GP ports from PS Customization GUI**
- **PS-PL Configuration**
 - E.g. Enable M_AXI_GP0/1 or S_AXI_GP0/1
- **Ports will then be available on Zynq Block Diagram**
- **Connect the added IP to the appropriate port**
- **Assign address to the added IP, if unmapped**
- **Configure the IP, if necessary**
- **Make external connections, if needed**
 - Add external ports/interfaces if the added IP is interacting with external devices




IP Integrator and Embedded System Design 14-30

© Copyright 2014 Xilinx

XILINX ALL PROGRAMMABLE.

Connecting IP

- Add IP from the IP Catalog
- Click and drag to find connections
- Valid connections Highlighted



➤ Designer Assistance, Connection automation

- If Board Support available, IP can be connected to external pins

➤ Or manually create and connect (external) ports

Designer Assistance available. [Run Block Automation](#) [Run Connection Automation](#)

Designer Assistance: Block Automation, Connection Automation


➤ Block Automation

- PS configuration

➤ Connection Automation


- Can automatically connect IP blocks
- Automatically insert required blocks
- E.g. Add BRAM; Automation will insert and connect BRAM controller and Reset logic

➤ If Board Support is available, IP can automatically be connected to top level ports



Parameterize IP Instances

- Double-click or right click the instance and select Customize Block to open the configurable parameters dialog box (refer to the datasheet if needed)
- Default values are shown
 - Customize the parameters that you want



IP Integrator and Embedded System Design 14-33

© Copyright 2014 Xilinx

XILINX ALL PROGRAMMABLE.

Assign Addresses

- Peripherals in the Zynq™ AP SoC PS have fixed addresses and do not appear in the address map
- For PS peripherals added and connected manually the addresses will appear as unmapped
- Click on the Auto Assign Addresses button

The image shows the 'Address Editor' window with a table of peripheral addresses. The 'Auto Assign Addresses' button is highlighted in the left sidebar. The table has columns: Cell, Interface Pin, Base Name, Offset Address, Range, and High Address.

Cell	Interface Pin	Base Name	Offset Address	Range	High Address
/processing_system7_1					
Data					
/axi_gpio_1	s_axi	Reg	0x41200000	64K	0x4120FFFF
/axi_gpio_2	s_axi	Reg	0x41210000	64K	0x4121FFFF
Unmapped Slaves (2)					
/axi_bram_ctrl_1	S_AXI	Mem0			
/axi_bram_ctrl_2	S_AXI	Mem0			

- The address will be generated and appear as the generated addresses of the added IP

IP Integrator and Embedded System Design 14-34

© Copyright 2014 Xilinx

XILINX ALL PROGRAMMABLE.

Bitstream Generation

- **After defining the system hardware, the next step is to create hardware netlists if the system hardware has logic in PL**
- **Generate the output products**
 - IP level files are generated
- **A HDL wrapper for the block diagram must be generated**
 - Additional logic can be added to the HDL, or the processor system can be used as a sub-block in a HDL design
- **If the system contains hardware in the PL, the bitstream must be generated**
 - The block diagram must be open before synthesise and implementation can be carried out
- **The PL (FPGA) must be programmed before application can be downloaded and executed**

Outline

- **IP Integrator**
- **Embedded System Development Flow in Vivado**
 - Hardware Platform Creation
 - SDK Software Platform
- **IP Catalog**
- **Summary**

Summary

- **Vivado is an IP Centric design environment, allowing multiple ways to add/manage IP**
 - Automatic RTL generation
 - Rapid assembly, packaging, and reuse of IP subsystems
 - Processor based system design support
- **IPI is a System Level design tool that increases productivity, allowing designs to be completed faster**
- **The PS Configuration wizard permits access to several configurable features of PS**
- **The Xilinx Software Development Kit (XSDK) is a comprehensive software development environment for software applications**

Summary

- **PS functionality can be extended by instantiating peripherals in PL**
- **Adding IP in PL involves**
 - Enabling interface(s) in PS
 - Selecting IP from the IP Catalog and configuring IP for desired functionality
 - Connecting the (PL) IP to the PS using IP Integrator
 - Assigning address
 - Connecting IP ports to ports of other peripherals and/or to external pins
- **HDL Wrapper is needed for IP Integrator Block**
- **Bitstream must be generated when PL has any IP**
- **The FPGA must be programmed with the generated hardware bitstream before an application can be run**