





<section-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header><section-header><list-item><list-item><list-item><list-item><list-item>













































| Review: Loops | | |
|--|---|----------------------------|
| > By default, loops are rolled Each C loop iteration → Imp Each C loop iteration → Imp Each C loop iteration → Imp (add: for (i=3;i>=0;i) { | olemented in the same state olemented with same resources | |
| Loops can be unrolled if the Not when the number of iterative | ir indices are statically determinable at a ations is variable | elaboration time |
| Improving Performance 13- 18 | © Copyright 2013 Xilinx | XILINX ➤ ALL PROGRAMMABLE. |





















| Loop Reports | | |
|--|---|--|
| > Vivado HLS reports the later – Shown in the report file and G > Given a variable loop index, | the latency cannot be | reported |
| Vivado HLS does not know the | • | |
| This results in latency reports | showing unknown values | |
| > The loop tripcount (iteration | count) can be specifi | ed |
| Apply to the loop in the directive | ves pane | |
| Allows the reports to show an | | Impacts reporting – not synthesis |
| Performance Estimates | Vivado HLS Directive Editor | Performance Estimates |
| B Timing (ns) | Type Directive: LOOP_TRIPCOUNT | Timing (ns) |
| Summary Clock Target Estimated Uncertainty | Destination | Clock Target Estimated Uncertainty |
| default 10.00 8.74 1.25 | Options | default 10.00 8.74 1.25 |
| Latency (clock cycles) Summary | min (optional): 200 max (optional): 1280 | Latency (clock cycles) |
| Latency Interval min max min max Type | average (optional): | E Summary |
| ? ? ? ? none | Help Cancel OK | min max min max Type 561205 34417925 561206 34417926 none |
| | | JUL203 JTT1/323 JUL200 JTT1/320 HORE |











| Dataflow Optimiz | zation Commands | |
|--|--|------------------------------|
| Dataflow is set using Vivado HLS will seek Throughput of 1 | a directive to create the highest performance design | |
| | Vivado HLS Directive Editor Type Directive: DATAFLOW Destination Source File Image: Directive File Help Cancel OK | |
| Improving Performance 13- 31 | © Copyright 2013 Xilinx | ₭ XILINX > ALL PROGRAMMABLE. |





Pipelining: Dataflow, Functions & Loops

Dataflow Optimization

- Dataflow optimization is "coarse grain" pipelining at the function and loop level
- Increases concurrency between functions and loops
- Only works on functions or loops at the top-level of the hierarchy
 - Cannot be used in sub-functions


> Function & Loop Pipelining


- "Fine grain" pipelining at the level of the operators (*, +, >>, etc.)
- Allows the operations inside the function or loop to operate in parallel
- Unrolls all sub-loops inside the function or loop being pipelined
 - · Loops with variable bounds cannot be unrolled: This can prevent pipelining
 - Unrolling loops increases the number of operations and can increase memory and run time


Improving Performance 13- 34


© Copyright 2013 Xilinx


EXILINX > ALL PROGRAMMABLE.












































| Array Dimensions | |
|--|--|
| The array options can be performed on dimens | |
| dimension (optional): 1 | my_array[10][6][4] Dimension 1 Dimension 2 Dimension 3 Dimension 0 (All dimensions) |
| ➤ Examples my_array[10][6][4] → partition dimension 3 → my_array_0[10][6] my_array_0[10][6] my_array_0[10][6] my_array_0[10][6] | my_array_0[6][4] my_array_1[6][4] my_array_2[6][4] my_array_3[6][4] |
| my_array[10][6][4] → partition dimension 1 ——————————————————————————————————— | my_array_4[6][4] my_array_5[6][4] my_array_5[6][4] my_array_7[6][4] my_array_8[6][4] my_array_9[6][4] |
| my_array[10][6][4] → partition dimension 0 → 10x6x4 = 240 individua Improving Performance 13-50 © Copyright 2013 X | al registers |











| Summary | | |
|---|---|---------------------------------|
| | | |
| Optimizing Performance | | |
| Latency optimization | | |
| Specify latency directives | | |
| Unroll loops | | |
| Merge and Flatten loops to | to reduce loop transition overheads | |
| Throughput optimization | | |
| Perform Dataflow optimization | ation at the top-level | |
| Pipeline individual function | ns and/or loops | |
| Pipeline the entire functio | n: beware of lots of operations, lots to schedu | le and it's not always possible |
| Array Optimizations | | |
| Focus on bottlenecks ofter | n caused by memory and port accesses | |
| Removing bottlenecks im | proves latency and throughput | |
| Use Array Partition | ning, Reshaping, and Data packing directives | to achieve throughput |
| | | |
| Improving Performance 13- 56 | © Copyright 2013 Xilinx | XILINX > ALL PROGRAMMABL |




Objectives

- > After completing this lab, you will be able to:
 - Add directives to your design
 - Understand the effect of INLINE-ing functions
 - Observe the effect of PIPELINE-ing functions
 - Improve the performance using various directives

Lab2 Intro 13a- 2

© Copyright 2013 Xilinx

€ XILINX ➤ ALL PROGRAMMABLE.



| Procedure | | |
|--|---|----------------------------|
| Open the created pro Apply TRIPCOUNT d Apply PIPELINE dire | project by executing script from Vivade oject in Vivado HLS GUI and analyze irective using PRAGMA ctive, generate solution, and analyze ou irective to improve performance nt the design | |
| | | |
| Lab2 Intro 13a- 4 | © Copyright 2013 Xilinx | € XILINX > ALL PROGRAMMABL |

Summary

In this lab you learned that even though this design could not be pipelined at the toplevel, a strategy of pipelining the individual loops and then using dataflow optimization to make the functions operate in parallel was able to achieve the same high throughput, processing one pixel per clock. When DATAFLOW directive is applied, the default memory buffers (of ping-pong type) are automatically inserted between the functions. Using the fact that the design used only sequential (streaming) data accesses allowed the costly memory buffers associated with dataflow optimization to be replaced with simple 2 element FIFOs using the Dataflow command configuration

Lab2 Intro 13a- 5

© Copyright 2013 Xilinx

EXILINX > ALL PROGRAMMABLE.