## EE445M/EE360L.6 Embedded and Real-Time Systems/ Real-Time Operating Systems

#### Lecture 12:

Memory Management, Heap, Protection, Virtual Memory, Paging

Reference: T. Anderson, M. Dahlin, "Operating Systems: Principles and Practice"

Lecture 12

J. Valvano, A. Gerstlauer EE445M/EE380L.6 1

## **Operating System**

- Manage computer system resources
  - CPU, processors
    - Threads
  - Storage, flash/disc
    - Files
  - Memory, RAM
    - Heap, processes


Lecture 12

J. Valvano, A. Gerstlauer EE445M/EE380L.6

#### Memory Management

- Sharing
  - Per-thread: stack
  - Per-program: heap
  - Per-system: process
- Allocation
  - Static, permanent
    - · Globals, code
  - Dynamic, temporary
    - Stack, heap, process swapping
- Protection
  - Access control

Lecture 12 J. Valvano, A. Gerstlauer EE445M/EE380L.6



#### Fragmentation

- Internal
  - Wasted space inside allocated region
  - Convenience of the operating system
  - Contains no information
  - Wasted in order to improve speed or provide for a simpler implementation
- External
  - Unusable storage is outside the allocated regions
  - Largest block that can be allocated is less than the total amount of free space
  - Occurs because memory is allocated in contiguous blocks
  - Occurs over time as free storage becomes divided into many small pieces
  - Worse when application/OS allocates/deallocates blocks of storage of varying sizes

Lecture 12


J. Valvano, A. Gerstlauer EE445M/EE380L.6 4

## Heap

- Separate piece of main memory
  - "Memory region" in μCOS-II
- Managed by the operating system
  - Initialization Heap\_Init called by OS during the initialization phase
- Used for temporary allocation
  - Allocation Heap\_Malloc called by user or OS
  - Deallocation Heap\_Free called by user or OS

Lecture 12

J. Valvano, A. Gerstlauer EE445M/EE380L.6



;

#### **Dynamic Memory Allocation** Before malloc After malloc After free nothing Ρt int \*Pt; void Function(void){ void Begin(void){ int i; int \*pt; int pt[20]; // allocate 20 words Pt = (\*int)Heap\_Malloc(4\*20); // allocate 20 words pt = (\*int)Heap\_Mallos(4\*20); } void Use(void){ int32\_t i; for(i = 0; i < 20; i++)for(i = 0; i < 20; i++)// put data into array // put data into array pt[i] = i; Pt[i] = i;Heap\_Free(pt); void End(void){ Heap\_Free(Pt); Lecture 12

#### Heap Manager

- Heap Init
  - Allocate & initialize heap memory
    - Statically allocated storage assigned by compiler static long Heap[500]; // 2000 byte heap
- Heap Malloc
  - Allocate block in heap free space
    - Must use contiguous allocation
    - · First fit, best fit, worst fit
- Heap Free

Heap 4C123.zip

- Reclaim block into heap free space

Lecture 12


J. Valvano, A. Gerstlauer EE445M/EE380L.6

7

8


## Heap Manager Example


- Blocks of variable size
  - Size counter at beginning/end of each block
    - · Positive if used (allocated), negative if free
  - Internal fragmentation
    - Overhead for size header/trailer
    - Allocated in multiple of 4 byte words



EE445M/EE380L.6

Lecture 12





#### Knuth's Buddy Allocation

- Maintain heap as collection of blocks each with a size of 2<sup>m</sup>
- When user requests a block of size n
  - Find smallest block with  $2^m \ge n$
  - Split block into half until best fit
- When user releases a block
  - Merge with other half (buddy block of same order), if possible

Final Exam 2010

Lecture 12

J. Valvano, A. Gerstlauer EE445M/EE380L.6 11


#### **Memory Protection**

- Divide memory into regions
  - Allocated heap blocks
  - Thread/process data & code segments
- Define access control per region
  - Read-only/read-write
  - Execute/no-execute
- Enforce access control in hardware
  - On every memory access (load/store)
  - Permission fault exception

Lecture 12

J. Valvano, A. Gerstlauer EE445M/EE380L.6

#### TM4C123 Memory Protection Memory Protection Unit (MPU) - 8 separate memory regions MPU Region Base Address (MPUBASE) Base 0xE000.E000 Offset 0xD9C Type R/W, reset 0x0000.0000 ADDR VALID 31:5 ADDR R/W 0x0000.000 Base Address Mask Bits 31:N in this field contain the region base address. The value of Ndepends on the region size, as shown above. The remaining bits (N-1):5 are reserved. Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. Lecture 12 J. Valvano, A. Gerstlauer EE445M/EE380L.6



## **Access Privileges**

Table 3-5. AP Bit Field Encoding

AP Bit Field	Privileged Permissions	Unprivileged Permissions	Description
000	No access	No access	All accesses generate a permission fault.
001	R/W	No access	Access from privileged software only.
010	R/W	RO	Writes by unprivileged software generate a permission fault.
011	R/W	R/W	Full access.
100	Unpredictable	Unpredictable	Reserved.
101	RO	No access	Reads by privileged software only.
110	RO	RO	Read-only, by privileged or unprivileged software.
111	RO	RO	Read-only, by privileged or unprivileged software.


- Memory management fault on violation
  - Can be caught by OS in an interrupt handler

Lecture 12

J. Valvano, A. Gerstlauer EE445M/EE380L.6 15


#### **Thread-Protected Mode**


- Only current thread has memory access
  - Code
  - Data/heap, stack
  - OS kernel traps
- · On context switch
  - Re-assign MPU permissions
  - Extra overhead




Lecture 12

J. Valvano, A. Gerstlauer EE445M/EE380L.6







#### **Process Creation**

- Unix
  - fork()
    - · Create copy of current process
  - -exec()
    - · Replace current process with image on disk
  - init process (process ID, PID = 0/1)
    - · Mother of all processes created by OS
- Windows
  - CreateProcess()
    - Create new process and load program image

Lecture 12

J. Valvano, A. Gerstlauer EE445M/EE380L.6

#### **Process Termination**

- Unix
  - exit()
    - · Terminate current process
    - OS frees all resources, returns exit status
- Windows
  - ExitProcess()
    - Likewise

Lecture 12

J. Valvano, A. Gerstlauer EE445M/EE380L.6 21


#### **Address Translation**

- Logical addresses in process
  - Compiler generated programs on disk
  - Hard-coded absolute addresses
- Physical addresses in main memory
  - Map logical into physical addresses
  - Compile time: generate for known location
  - Load time: relocation by OS (dynamic linker)
  - Run time: hardware support, virtual addresses

Lecture 12

J. Valvano, A. Gerstlauer EE445M/EE380L.6

# Memory Management Unit (MMU)





- Many ways to do this translation...
  - Start with old, simple ways
  - Progress to current techniques

Lecture 12

J. Valvano, A. Gerstlauer EE445M/EE380L.6

Source: G. M. Voelker, UCSD, CSE 120 – Lecture 9 – Memory






#### Segmentation


- · Partition memory into logically related units
  - Module, procedure, stack, data, file, etc.
  - Virtual addresses become <segment #, offset>
  - Units of memory from programmer's perspective
- Natural extension of variable-sized partitions
  - Variable-sized partitions = 1 segment/process
  - Segmentation = many segments/process
- Hardware support
  - Multiple base/limit pairs, one per segment (segment table)
  - Segments named by #, used to index into table

Lecture 12

J. Valvano, A. Gerstlauer EE445M/EE380L.6

Source: G. M. Voelker, UCSD, CSE 120 – Lecture 9 – Memory






#### Virtual Memory

- Programmers (and processes) view memory as one contiguous address space
  - From 0 through N
  - Virtual address space (VAS)
- In reality, pages are scattered throughout physical storage
- The mapping is invisible to the program
- Protection is provided because a program cannot reference memory outside of its VAS
  - The address "0x1000" maps to different physical addresses in different processes

Lecture 12


J. Valvano, A. Gerstlauer EE445M/EE380L.6

Source: G. M. Voelker, UCSD, CSE 120 – Lecture 9 – Memory



#### Page Tables

- Page tables completely define the mapping between virtual pages and physical pages for an address space
- Each process has address space & page table
- Page tables are data structures maintained in the OS
- Accessible by MMU for hardware translation



#### Page Table Size

- How big does the page table need to be?
  - 20-bit address
    - 12 bit page offset (4 kibibyte page size)
    - 8 bit page number
  - 256 pages, each entry is 12 bits
  - 32-bit address
    - 14 bit page offset (16 kibibyte page size)
    - 18 bit page number
  - 218 pages, each entry is 14 bits

Lecture 12

J. Valvano, A. Gerstlauer EE445M/EE380L.6 Source: G. M. Voelker, UCSD, CSE 120 – Lecture 9 – Memory

#### Page Table Entries (PTEs)

 1
 1
 1
 2
 20

 M
 R
 V
 Prot
 Page Frame Number

- Page table entries control mapping
  - The Modify bit says whether or not the page has been written
     It is set when a write to the page occurs
  - The Reference bit says whether the page has been accessed
     It is set when a read or write to the page occurs
  - The Valid bit says whether or not the PTE can be used
     It is checked each time the virtual address is used
  - The Protection bits say what operations are allowed on page
     Read, write, execute
  - The page frame number (PFN) determines physical page

Lecture 12

J. Valvano, A. Gerstlauer EE445M/EE380L.6

Source: G. M. Voelker, UCSD, CSE 120 - Lecture 9 - Memory 33

## Segmentation and Paging

- Can combine segmentation and paging
  - The x86 supports segments and paging
- Use segments to manage logically related units
  - Module, procedure, stack, file, data, etc.
  - Segments vary in size, but usually large (>1 page)
- Pages to partition segments into fixed size chunks
  - Segments easier to manage within physical memory
    - Segments become "pageable" rather than moving segments into and out of memory, just move page portions of segment
  - Need to allocate page table entries only for those pieces of the segments that have themselves been allocated
- Tends to be complex...

Lecture 12

J. Valvano, A. Gerstlauer EE445M/EE380L.6

Source: G. M. Voelker, UCSD, CSE 120 – Lecture 9 – Memory


## **Paging Limitations**


- · Can still have internal fragmentation
  - Process may not use memory in multiples of a page
- Memory reference overhead
  - 2 references per address lookup (page table, then memory)
  - Solution use a hardware cache of lookups (more later)
- Memory required to hold page table can be significant
  - Need one PTE per page
  - 32 bit address space w/ 4KB pages = 2<sup>20</sup> PTEs
  - 4 bytes/PTE = 4MB/page table
  - 25 processes = 100MB just for page tables!
  - How to reduce page size?
- How do we only map what is being used?
  - Dynamically extending page table, but fragmentation

Lecture 12

J. Valvano, A. Gerstlauer EE445M/EE380L.6

Source: G. M. Voelker, UCSD, CSE 120 – Lecture 9 – Memory





#### Addressing Page Tables

- · Where do we store page tables?
  - Physical memory
    - · Easy to address, no translation required
    - · But, allocated tables consume memory for lifetime of VAS
  - Virtual memory (OS virtual address space)
    - Cold (unused) page table pages can be paged out to disk
    - But, addressing page tables requires translation
    - · How do we stop recursion?
    - Do not page the outer page table (called wiring)
  - If we're going to page the page tables, might as well page the entire OS address space, too
    - Need to wire special code and data (fault, int handlers)

Lecture 12

J. Valvano, A. Gerstlauer EE445M/EE380L.6

Source: G. M. Voelker, UCSD, CSE 120 – Lecture 10 – Paging

#### **Demand Paging**

- Pages can be moved between memory and disk
  - Use disk to provide more virtual than physical memory
- OS uses main memory as a page cache of all the data allocated by processes in the system
  - Initially, pages are allocated from memory
  - When memory fills up, allocating a page in memory requires some other page to be evicted from memory
    - · Why physical memory pages are called "frames"
  - Evicted pages go to disk
    - · Where? The swap file/backing store
  - The movement of pages between memory and disk is done by the OS, and is transparent to the application
    - But expensive!

Lecture 12

J. Valvano, A. Gerstlauer EE445M/EE380L.6 Source: G. M. Voelker, UCSD, CSE 120 – Lecture 10 – Paging 39


#### **Efficient Translations**

- Original page table scheme already doubled the cost of doing memory lookups
  - Lookup into page table + fetch the data
- Two-level page tables triple the cost!
  - 2x lookups into page tables, a third to fetch the data
  - And this assumes the page table is in memory
- How can we use paging but also have lookups cost about the same as fetching from memory?
  - Cache translations in hardware
  - Translation Lookaside Buffer (TLB)
  - TLB managed by Memory Management Unit (MMU)

Lecture 12

J. Valvano, A. Gerstlauer EE445M/EE380L.6

Source: G. M. Voelker, UCSD, CSE 120 – Lecture 10 – Paging



#### Memory Access Example

- Process is executing on CPU, issues a read to an address
  - What kind of address is it? Virtual or physical?
- The read goes to the TLB in the MMU
  - 1. TLB does a lookup using the page number of the address
  - 2. Common case is that the page number matches, returning a page table entry (PTE) for the mapping for this address
  - 3. TLB validates that the PTE protection allows reads (in this case)
  - 4. PTE specifies which physical frame holds the page
  - 5. MMU combines physical frame and offset into a physical address
  - 6. MMU then reads from that physical address, returns value to CPU
- Note: This is all done by the hardware

Lecture 12

J. Valvano, A. Gerstlauer EE445M/EE380L.6 Source: G. M. Voelker, UCSD, CSE 120 - Lecture 10 - Paging

#### **TLB Miss**

- If the TLB does not have mapping:
  - 1. MMU loads PTE from page table in memory
    - Hardware managed TLB [x86]
    - OS has already set up the page tables so that the hardware can access it directly, otherwise not involved
  - 2. Trap to the OS
    - Software/OS managed TLB [MIPS, Alpha, Sparc, PowerPC]
    - · OS does lookup in page table, loads PTE into TLB
    - · OS returns from exception, TLB continues
- Replace existing PTE in TLB
  - Done in hardware, e.g. least recently used
  - At this point, PTE for the address in the TLB

Lecture 12

J. Valvano, A. Gerstlauer EE445M/EE380L.6

Source: G. M. Voelker, UCSD, CSE 120 – Lecture 10 – Paging 43

#### Page Fault

- · PTE can indicate a protection fault
  - Read/write/execute operation not permitted
  - Invalid virtual page not allocated/not in memory
- TLB traps to the OS (OS takes over)
  - R/W/E violation
    - · OS sends fault back up to process, or intervenes
  - Invalid
    - · Virtual page not allocated in address space
      - OS sends fault to process (e.g., segmentation fault)
    - · Page not in physical memory
      - OS allocates frame, reads from disk
      - Maps PTE to physical frame, update TLB

Lecture 12

J. Valvano, A. Gerstlauer EE445M/EE380L.6

Source: G. M. Voelker, UCSD, CSE 120 – Lecture 10 – Paging

#### Advanced Functionality

- Shared memory
  - PTEs of two processes point to same page
- Copy on Write (fork())
  - PTEs of two processes point to same page
  - Copy page only on first write
- · Mapped files
  - Map pages from file on disk into memory

Lecture 12

J. Valvano, A. Gerstlauer EE445M/EE380L.6

Source: G. M. Voelker, UCSD, CSE 120 – Lecture 10 – Paging 45

## **Memory Management Summary**

- · Often not used in embedded devices
  - Overhead
    - Page table storage, Context switching
  - Unpredictable timing
    - TLB misses, Page faults
- Static memory management
  - Static data allocation, no heap
  - No MMU/paging
    - Compile/load time relocation (optionally paged)
    - · Hardware for fixed/variable partition support
    - Segmenting & swapping still possible

Lecture 12

J. Valvano, A. Gerstlauer EE445M/EE380L.6