Lecture 3: CMOS Layout, Floorplanning & other implementation styles

Mark McDermott

Electrical and Computer Engineering The University of Texas at Austin

Layout

 Describes actual layers and geometry on the silicon substrate to implement a function


- Need to define transistors, interconnection
 - Transistor widths (for performance)
 - Spacing, interconnect widths, to reduce defects, satisfy power requirements
 - Contacts (between poly or active and metal), and vias (between metal layers)
 - Wells and their contacts (to power or ground)

Layout of lower-level cells constrained by higher-level requirements: "floorplanning"


Layout (Cont.)

- Chips are specified with set of masks
- Minimum dimensions of masks determine transistor size (and hence speed, cost, and power)
- Feature size f = distance between source and drain
 - Set by minimum width of polysilicon
- Feature size improves 30% every 3 years or so
- Normalize for feature size when describing design rules
- Express rules in terms of λ = f/2
 - E.g. λ = 0.3 μ m in 0.6 μ m process


CMOS Inverter Layout




Another CMOS Inverter Layout




CMOS Inverter with Wider Transistors




Buffer with Two Inverters



Buffer with Stacked Inverters




Efficient Buffer with Stacked Inverters




VLSI-1 Class Notes

Simplified Layout of NAND Gate




"Stick" Diagram for NAND Gate

Identifies actual layers, can be annotated with transistor sizes




Conservative rules to get you started



Inverter Layout

- Transistor dimensions specified as Width / Length
 - Minimum size 4λ / 2λ , sometimes called 1 unit or standard pitch
 - In f = 0.6 µm process, this is 1.2 µm wide, 0.6 µm long




Typical Layout Densities

- Typical numbers of high-quality layout
- Derate by 2 for class projects to allow routing and some sloppy layout.
- Allocate space for big wiring channels

Element	Area
Random logic (2 metal layers)	1000-1500 λ^2 / transistor
Datapath	$250 - 750 \lambda^2$ / transistor
	Or 6 WL + 360 λ^2 / transistor
SRAM	1000 λ^2 / bit
DRAM	100 λ^2 / bit
ROM	100 λ^2 / bit


Area Calculation Example: NAND3

- Horizontal N-diffusion and p-diffusion strips
- Vertical polysilicon gates
- Metal1 V_{DD} rail at top
- Metal1 GND rail at bottom
- = 32 λ by 40 λ




Cell Flipping

- Flip every other cell
- Cells share VDD & GND
- Cells share N-WELL and substrate connections
- Reduces cell height
 - Measure contact center to contact center




Wiring Tracks

- A wiring track is the space required for a wire - 4λ width, 4λ spacing from neighbor = 8λ pitch
- Transistors also consume one wiring track




Well spacing

- Wells must surround transistors by 6 λ
 - Implies 12 λ between opposite transistor flavors
 - Leaves room for one wire track



Estimate area by counting wiring tracks

- Multiply by 8 to express in λ




Sketch a stick diagram for O3AI and estimate area

$$Y = (A + B + C) c D$$


Sketch a stick diagram for O3AI and estimate area

$$Y = (A + B + C) * D$$



Sketch a stick diagram for O3AI and estimate area

$$Y = (A + B + C) * D$$



The MOSIS Scalable CMOS Rules


- λ-based rules
- Designs using these rules are fabricated by a variety of companies
- Multiple designs are put on a single die
 - Each chip wired to a particular design
- Support for submicron digital CMOS, analog (buried poly layer for capacitor), micromachines, etc.

www.mosis.org/Technical/Designrules/scmos/

Floorplanning

Determine block sizes

Function of SC pitch, Cell
Placement, RLM, SC/SDP,
Custom/Memory Block Sizing and
Block Routing Overhead (Signals,
Clocking, Power)




Floorplanning 101

Determine block sizes

 Function of SC pitch, Cell Placement, RLM, SC/SDP, Custom/Memory Block Sizing and Block Routing Overhead (Signals, Clocking, Power)

Determine core size

- Function of #Blocks, Block sizes, Block Aspect Ratios, Global Routing Overhead (Signals, Clocking, Power)
- Determine I/O ring size
 - Function of the number of I/O, Number



Floorplanning

How do you estimate block areas?

- Begin with block diagram
- Each block has
 - Inputs
 - Outputs
 - Function (draw schematic)
 - Type: array, datapath, random logic

Estimation depends on type of logic

- RLM: Random Logic Macro
- Datapath
- Array

Area Estimation

Arrays:

- Layout basic cell
- Calculate core area from # of cells
- Allow area for decoders, column circuitry

Datapaths

- Sketch slice plan
- Count area of cells from cell library
- Ensure wiring is possible

Random logic

- Compare complexity do a design you have done

Metal Planning

- Metal layer, width, spacing and shielding are negotiable
 - "Negotiable" means you have to plead your case to the integration leader
 - All of these impose a physical constraint for layout
- Typical 8 layer metal layer allocation
 - : Local routing (standard cell)

 - M3,M4, M5, M6 : Data and control
 - : Power, Ground, Clock, Reset, etc
 - Assume HVH routing:
 - Metal-1: Horizontal
 - Metal-2: Vertical
 - Metal-3: Horizontal
 - Metal-4: Vertical
 -


– M1,M2


- M7, M8

- Use standard 'HALO' cells to make the resulting 'floor-plannable' objects 'snap' to the desired power and routing grids.
 - Added to the boundary of all custom layouts (as well as synthesized blocks).

Chip & Block Level Clock Routing

- Watch out for the clock, it's your most critical net
- Make sure the physical design treats it accordingly
- Help reduce clock power by eliminating unnecessary load
- Make sure the clock net has enough via coverage
- Use a combination of Global (Chip) and Block Level Clock distribution







Chip level power routing

- Power busses are a combination of rings and/or grids.
 - Rings are generally in the I/O ring.
 - Grids are used at the chip and block level
 - Grid pitch is set by horizontal and vertical routing resource requirements


- Special consideration needs to be taken for multiple power domains.
 - There can be any number of power domains depending on the system architecture
 - Analog blocks require isolation rings
 - Interfaces between blocks require level shifters






Eye candy: Floorplan examples

Apple A8 SOC (for iPhone)




8/26/18

Apple A8X SOC (for iPAD)




Flip chip power mesh for AMD Jaguar




Flip-Chip Power Mesh (Top Layer)

SPARC Multicore Processor




Xilinx XC2C32A CPLD




8/26/18


Analog Devices LNA




Implementation Techniques



Path from RTL to structural netlist



The Custom Approach




Intel 4004


© Digital Integrated Circuits^{2nd}

Courtesy Intel


Transition to Automation and Regular Structures




Cell-based Design (or standard cells)



Standard Cell — **Example**








Cell-structure hidden under interconnect layers

Standard Cell - Example




© Digital Integrated Circuits^{2nd}

Path	1.2V - 125°C	1.6V - 40°C
In1—t _{pLH}	0.073+7.98C+0.317T	0.020+2.73 <i>C</i> +0.253 <i>T</i>
In1—t _{pHL}	0.069+8.43 <i>C</i> +0.364 <i>T</i>	0.018+2.14 <i>C</i> +0.292 <i>T</i>
In2—t _{pLH}	0.101+7.97 <i>C</i> +0.318 <i>T</i>	0.026+2.38 <i>C</i> +0.255 <i>T</i>
In2—t _{pHL}	0.097+8.42 <i>C</i> +0.325 <i>T</i>	0.023+2.14 <i>C</i> +0.269 <i>T</i>
In3—t _{pLH}	0.120+8.00C+0.318T	0.031+2.37 <i>C</i> +0.258 <i>T</i>
In3—t _{pHL}	0.110+8.41C+0.280T	0.027+2.15 <i>C</i> +0.223 <i>T</i>


3-input NAND cell (from ST Microelectronics): C = Load capacitance T = input rise/fall time

Automatic Cell Generation




© Digital Integrated Circuits^{2nd}


Courtesy Cadabra




256×32 (or 8192 bit) SRAM Generated by hard-macro module generator



string mat = "booth"; directive (multtype = mat); output signed [16] Z = A * B;




"Intellectual Property" (IP) Cores




A Protocol Processor for Wireless

Semicustom Design Flow



Design Iteration


The "Design Closure" Problem




Iterative Removal of Timing Violations (white lines)


Courtesy Synopsys

Integrating Synthesis with Physical Design




Late-Binding Implementation






Sea-of-gate Primitive Cells




Using oxide-isolation

© Digital Integrated Circuits^{2nd}



Using gate-isolation

Example: Base Cell of Gate-Isolated GA




© Digital Integrated Circuits^{2nd}

From Smith97

8/26/18

Example: Flip-Flop in Gate-Isolated GA




© Digital Integrated Circuits^{2nd}

From Smith97

VLSI-1 Class Notes

Sea-of-gates



© Digital Integrated Circuits^{2nd}

Courtesy LSI Logic

Prewired Arrays

Classification of prewired arrays (or field-programmable devices):

- Based on Programming Technique
 - Fuse-based (program-once)
 - Non-volatile EPROM based
 - RAM based
- Programmable Logic Style
 - Array-Based
 - Look-up Table
- Programmable Interconnect Style
 - Channel-routing
 - Mesh networks