Appendix A

The LC-3b ISA

A.1 Overview

The Instruction Set Architecture (ISA) of the LC-3b is defined as follows:

- **Memory address space** 16 bits, corresponding to \(2^{16}\) locations, each containing one byte (eight bits). Addresses are numbered from 0 (i.e., \(x0000\)) to 65,535 (i.e., \(xFFFF\)). Addresses are used to identify memory locations and memory-mapped I/O device registers. Certain regions of memory are reserved for special uses, as described in Figure A.1.

- **Memory addressability** Each memory location contains one byte (eight bits) of information.

- **Bit numbering** Bits of all quantities are numbered, from right to left, starting with bit 0. The left-most bit of the contents of a memory location is bit 7.

- **Memory alignment** Two word-aligned memory locations are required to store one 16-bit word. Two memory locations are word-aligned if their addresses differ only in bit [0]. For example, locations \(x0006\) and \(x0007\) are word-aligned; locations \(x0007\) and \(x0008\) are not.

- **Memory addressing** The address of a byte of information stored in memory is the address of the location containing that byte. The address of a word of information stored in memory is the lower address of the pair of word-aligned memory locations containing the word. For example, a word stored in locations \(x0006\) and \(x0007\) has the address \(x0006\). Since a word can be stored in memory only in two word-aligned locations, the address of a word of memory is always even.

- **Endian-ness** A word stored in memory at word address X has bits [7:0] stored in location X and bits [15:8] stored in location X+1. Since the less significant byte of the word is stored in location X and the more significant byte is stored in location X+1 (that is, the less significant byte “first”), the ordering is called little endian (for the little end first).
- **Instructions**  Instructions are 16 bits wide. Bits [15:12] specify the opcode (operation to be performed), bits [11:0] provide further information that is needed to execute the instruction. Instructions always occupy two word-aligned locations in the byte-addressable LC-3b memory. The specific operation of each LC-3b instruction is described in Section A.3.

- **Program counter**  A 16-bit register containing the word address of the next instruction to be processed.

- **General purpose registers**  Eight 16-bit registers, numbered from 000 to 111.

- **Condition codes**  Three one-bit registers: N (negative), Z (zero) and P (positive). Load instructions (LDB, LDW, and LEA) and operate instructions (ADD, AND, XOR, and SHF) each load a result into one of the eight general purpose registers. The condition codes are set, based on whether that result, taken as a 16-bit 2’s complement integer, is negative (N = 1, Z,P = 0), zero (Z = 1, N,P = 0), or positive (P = 1, N,Z = 0). All other LC-3b instructions leave the condition codes unchanged.

- **Memory mapped I/O**  Input and Output are handled by load/store (LDW/STW) instructions using memory addresses to designate each I/O device register. Addresses xFE00 through xFFFF have been allocated to represent the addresses of I/O devices. See Figure A.1. Also, Table A.3 lists each of the relevant device registers that have been identified for the LC-3b thus far, along with their corresponding assigned addresses from the memory address space.

- **Interrupt processing**  I/O devices have the capability of interrupting the processor. Section A.4 describes the mechanism.

- **Processor Status Register**  A 16-bit register, containing status information about the current process that is executing. Four bits of the PSR have been defined thus far. PSR[15] specifies the privilege level of the executing process. PSR[2:0] contain the condition codes (PSR[2] is N, PSR[1] is Z, PSR[0] is P).

- **Privilege Mode**  PSR[15] = 0 is supervisor mode, PSR[15] = 1 is user mode. Interrupt initiation involves changing the privilege mode to supervisor mode. Interrupt service routines execute in supervisor mode.

- **Supervisor stack**  A region of memory in supervisor space accessible via the supervisor stack pointer (SSP). When PSR[15]=0, the stack pointer (R6) is SSP.

- **User stack**  A region of memory in user space accessible via the user stack pointer (USP). When PSR[15] = 1, the stack pointer (R6) is USP.
A.2 Notation

The notation in Table A.1 will be helpful in understanding the descriptions of the LC-3b instructions (Section A.3).

<table>
<thead>
<tr>
<th>Notation</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>xNumber</td>
<td>The number in hexadecimal notation.</td>
</tr>
<tr>
<td>#Number</td>
<td>The number in decimal notation.</td>
</tr>
<tr>
<td>A[l:r]</td>
<td>The field delimited by bit[l] on the left and bit[r] on the right, of the datum A. For example, if PC contains 0011001100111111, then PC[15:9] is 0011001. PC[2:2] is 1. If l and r are the same bit number, the notation is usually abbreviated PC[2].</td>
</tr>
<tr>
<td>amount4</td>
<td>A four-bit field, bits [3:0], of a shift instruction, designating the number of bits (absolute value) to shift. Range: 0..15.</td>
</tr>
<tr>
<td>BaseR</td>
<td>Base Register; one of R0..R7, used in conjunction with a six-bit offset to compute Base+offset addresses.</td>
</tr>
<tr>
<td>boffset6</td>
<td>A six-bit value, bits [5:0] of an instruction, used with the LDB and STB opcodes to compute the address of a memory operand. Bits [5:0] are taken as a six-bit signed 2’s complement integer, sign-extended to 16 bits, and added to the base register to form the address. Range: -32..31.</td>
</tr>
<tr>
<td>DR</td>
<td>Destination Register; one of R0..R7, which specifies which register the result of an instruction should be written to.</td>
</tr>
<tr>
<td>imm5</td>
<td>A five-bit immediate value; bits [4:0] of an instruction when used as a literal (immediate) value. Taken as a 5-bit, 2’s complement integer, it is sign-extended to 16 bits before it is used. Range: -16..15.</td>
</tr>
<tr>
<td>LABEL</td>
<td>An assembly language construct that identifies a location symbolically (i.e., by means of a name, rather than its 16-bit address).</td>
</tr>
<tr>
<td>LSHF(A, b)</td>
<td>Shift A to the left by b bits. The vacated bit positions are filled with zeros. The bits of A that are left-shifted out are dropped. For example, if A = 1111 1111 1111 1111 and b = 5, then LSHF(A, b) = 1111 1111 1110 0000.</td>
</tr>
</tbody>
</table>

Table A.1: Notational Conventions
### Table A.1: Notational Conventions (continued)

<table>
<thead>
<tr>
<th>Notation</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>MEM[address]</td>
<td>Denotes the word starting at the given memory address. The byte at mem[address] forms bits[7:0] of the result and the byte mem[address+1] forms bits[15:8] of the result. In all cases the two addresses must be word-aligned.</td>
</tr>
<tr>
<td>mem[address]</td>
<td>Denotes the 8-bit contents of memory at the given address.</td>
</tr>
<tr>
<td>offset6</td>
<td>A six-bit value; bits[5:0] of an instruction; used with the LDW and STW opcodes to compute the address of a memory operand. Bits[5:0] are taken as a six-bit signed 2’s complement integer, sign-extended to 16 bits, shifted one bit to the left, and then added to the base register to form the address. Range: -32..31.</td>
</tr>
<tr>
<td>PC</td>
<td>Program Counter; 16-bit register which contains the memory address of the next instruction to be fetched. For example, during execution of the instruction at address A, the PC contains address A+2, indicating that the next instruction is contained in locations A+2 and A+3. The PC must always be word aligned.</td>
</tr>
<tr>
<td>PCoffset9</td>
<td>A nine-bit value; bits [8:0] of an instruction; used with the BR and LEA opcodes to compute an address. Treated as a nine-bit 2’s complement integer, it is sign-extended to 16 bits, shifted one bit to the left, and then added to the incremented PC. Range -256..255.</td>
</tr>
<tr>
<td>PCoffset11</td>
<td>An 11-bit value; bits[10:0] of an instruction; used with the JSR opcode to compute the target address of a subroutine call. Bits[10:0] are taken as an 11-bit 2’s complement integer, sign-extended to 16 bits shifted one bit to the left, and then added to the incremented PC to form the target address. Range -1024..1023.</td>
</tr>
<tr>
<td>RSHF(A, b, s)</td>
<td>Shift A to the right by b bits. The vacated bit positions are filled by the bit indicated by s. The bits of A that are right-shifted out are dropped. For example, if A = 1111 1111 1111 1111 and b = 7 and s = 0, then RSHF(A, b, s) = 0000 0000 1111 1111.</td>
</tr>
<tr>
<td>setcc()</td>
<td>Indicates that condition codes N, Z, and P are set based on the value of the result written to DR. If the value is negative, N = 1, Z = 0, P = 0. If the value is zero, N = 0, Z = 1, P = 0. If the value is positive, N = 0, Z = 0, P = 1.</td>
</tr>
<tr>
<td>SEXT(A)</td>
<td>Sign-extend A. The most significant bit of A is replicated as many times as necessary to extend A to 16 bits. For example, if A = 110000, then SEXT(A) = 0000 0000 0000 1100.</td>
</tr>
<tr>
<td>SP</td>
<td>The current stack pointer. R6 is the current stack pointer. There are two stacks, one for each privilege mode. SP is SSP if PSR[15] = 0; SP is USP if PSR[15] = 1.</td>
</tr>
<tr>
<td>SR, SR1, SR2</td>
<td>Source Register; one of R0..R7 which specifies the register from which a source operand is obtained.</td>
</tr>
<tr>
<td>SSP</td>
<td>The supervisor stack pointer.</td>
</tr>
<tr>
<td>trapvect8</td>
<td>An eight bit value; bits [7:0] of an instruction; used with the TRAP opcode to determine the starting address of a trap service routine. Bits [7:0] are taken as an unsigned integer, zero-extended to 16 bits, and shifted left one bit. This is the address of the memory location containing the starting address of the corresponding service routine. Range 0..255.</td>
</tr>
<tr>
<td>USP</td>
<td>The user stack pointer.</td>
</tr>
<tr>
<td>ZEXT(A)</td>
<td>Zero-extend A. Zeroes are appended to the left-most bit of A to extend it to 16 bits. For example, if A = 110000, then ZEXT(A) = 0000 0000 0011 0000.</td>
</tr>
</tbody>
</table>
A.3  The Instruction Set

The LC-3b supports a rich, but lean, instruction set. Each 16-bit instruction consists of an opcode (bits[15:12]) plus 12 additional bits to specify the other information which is needed to carry out the work of that instruction. Figure A.2 summarizes the 14 different opcodes in the LC-3b and the specification of the remaining bits of each instruction. The 15th and 16th 4-bit opcodes are not specified, but are reserved for future use. Figure A.3 shows the entire LC-3b instruction set. On the following pages, the instructions will be described in greater detail. For each instruction, we show the assembly language representation, the format of the 16-bit instruction, the operation of the instruction, an English-language description of its operation, and one or more examples of the instruction. Where relevant, additional notes about the instruction are also provided.
Figure A.2: Format of the instructions for the 16 LC-3b opcodes. NOTE: + indicates instructions that modify condition codes.
### A.3. The Instruction Set

#### Figure A.3: Format of the entire LC-3b Instruction Set. NOTE: + indicates instructions that modify condition codes.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Field 1</th>
<th>Field 2</th>
<th>Field 3</th>
<th>Field 4</th>
<th>Field 5</th>
<th>Field 6</th>
<th>Field 7</th>
<th>Field 8</th>
<th>Field 9</th>
<th>Field 10</th>
<th>Field 11</th>
<th>Field 12</th>
<th>Field 13</th>
<th>Field 14</th>
<th>Field 15</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD*</td>
<td>0001</td>
<td>DR</td>
<td>SR1</td>
<td>0</td>
<td>00</td>
<td>SR2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADD*</td>
<td>0001</td>
<td>DR</td>
<td>SR1</td>
<td>1</td>
<td>imm5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AND*</td>
<td>0101</td>
<td>DR</td>
<td>SR1</td>
<td>0</td>
<td>00</td>
<td>SR2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AND*</td>
<td>0101</td>
<td>DR</td>
<td>SR1</td>
<td>1</td>
<td>imm5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BR</td>
<td>0000</td>
<td>n</td>
<td>z</td>
<td>p</td>
<td>PCoffset19</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>JMP</td>
<td>1100</td>
<td>000</td>
<td>BaseR</td>
<td></td>
<td>0000000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>JSR</td>
<td>0100</td>
<td>1</td>
<td></td>
<td></td>
<td>PCoffset11</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>JSRR</td>
<td>0100</td>
<td>0</td>
<td>00</td>
<td>BaseR</td>
<td>0000000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDB*</td>
<td>0010</td>
<td>DR</td>
<td>BaseR</td>
<td></td>
<td>offset6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDW*</td>
<td>0110</td>
<td>DR</td>
<td>BaseR</td>
<td></td>
<td>offset6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LEA*</td>
<td>1110</td>
<td>DR</td>
<td></td>
<td></td>
<td>PCoffset19</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>NOT*</td>
<td>1001</td>
<td>DR</td>
<td>SR</td>
<td>1</td>
<td>1111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RET</td>
<td>1100</td>
<td>000</td>
<td>111</td>
<td></td>
<td>0000000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RTI</td>
<td>1000</td>
<td></td>
<td></td>
<td></td>
<td>0000000000000000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LSHF*</td>
<td>1101</td>
<td>DR</td>
<td>SR</td>
<td>0</td>
<td>0</td>
<td>amount4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RSHFL*</td>
<td>1101</td>
<td>DR</td>
<td>SR</td>
<td>0</td>
<td>1</td>
<td>amount4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RSHFA*</td>
<td>1101</td>
<td>DR</td>
<td>SR</td>
<td>1</td>
<td>1</td>
<td>amount4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STB</td>
<td>0011</td>
<td>SR</td>
<td>BaseR</td>
<td></td>
<td>offset6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STW</td>
<td>0111</td>
<td>SR</td>
<td>BaseR</td>
<td></td>
<td>offset6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TRAP</td>
<td>1111</td>
<td>0000</td>
<td></td>
<td></td>
<td>trapvec8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XOR*</td>
<td>1001</td>
<td>DR</td>
<td>SR1</td>
<td>0</td>
<td>00</td>
<td>SR2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XOR*</td>
<td>1001</td>
<td>DR</td>
<td>SR</td>
<td>1</td>
<td>imm5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>not used</td>
<td>1010</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>not used</td>
<td>1011</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
ADD

Assembler Formats

\[
\text{ADD } \text{DR, SR1, SR2} \\
\text{ADD } \text{DR, SR1, imm5}
\]

Encodings

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>9</th>
<th>8</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0001</td>
<td>DR</td>
<td>SR1</td>
<td>0</td>
<td>00</td>
<td>SR2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>9</th>
<th>8</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0001</td>
<td>DR</td>
<td>SR1</td>
<td>1</td>
<td>imm5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Operation

\[
\text{if (bit[5] == 0)} \\
\quad \text{DR} = \text{SR1} + \text{SR2}; \\
\text{else} \\
\quad \text{DR} = \text{SR1} + \text{SEXT}(\text{imm5}); \\
\text{setcc();}
\]

Description

If bit [5] is 0, the second source operand is obtained from SR2. If bit [5] is 1, the second source operand is obtained by sign-extending the imm5 field to 16 bits. In both cases, the second source operand is added to the contents of SR1, and the result stored in DR. The condition codes are set, based on whether the result is negative, zero, or positive.

Examples

\[
\text{ADD } \text{R2, R3, R4} \quad \text{; R2} \leftarrow \text{R3} + \text{R4} \\
\text{ADD } \text{R2, R3, #7} \quad \text{; R2} \leftarrow \text{R3} + 7
\]
A.3. THE INSTRUCTION SET

AND

Bitwise logical AND

Assembler Formats

\[
\begin{align*}
\text{AND} & \quad \text{DR, SR1, SR2} \\
\text{AND} & \quad \text{DR, SR1, imm5}
\end{align*}
\]

Encodings

\[
\begin{array}{cccccccc}
15 & 12 & 11 & 9 & 8 & 6 & 5 & 4 & 3 & 2 & 0 \\
0101 & DR & SR1 & 0 & 00 & & & & & SR2 \\
0101 & DR & SR1 & 1 & & imm5 & & & & &
\end{array}
\]

Operation

\[
\begin{align*}
\text{if (bit[5] == 0)} \\
& \quad \text{DR = SR1 AND SR2;} \\
\text{else} \\
& \quad \text{DR = SR1 AND SEXT(imm5);} \\
& \quad \text{setcc();}
\end{align*}
\]

Description

If bit [5] is 0, the second source operand is obtained from SR2. If bit [5] is 1, the second source operand is obtained by sign-extending the imm5 field to 16 bits. In either case, the second-source operand and the contents of SR1 are bitwise ANDed, and the result stored in DR. The condition codes are set, based on whether the binary value produced, taken as a 2’s complement integer, is negative, zero, or positive.

Examples

\[
\begin{align*}
\text{AND} & \quad \text{R2, R3, R4} \quad ; \quad \text{R2} \leftarrow \text{R3 AND R4} \\
\text{AND} & \quad \text{R2, R3, #7} \quad ; \quad \text{R2} \leftarrow \text{R3 AND 7}
\end{align*}
\]
BR  Conditional Branch

Assembler Formats

<table>
<thead>
<tr>
<th>BRn</th>
<th>LABEL</th>
<th>BRzp</th>
<th>LABEL</th>
</tr>
</thead>
<tbody>
<tr>
<td>BRz</td>
<td>LABEL</td>
<td>BRnp</td>
<td>LABEL</td>
</tr>
<tr>
<td>BRp</td>
<td>LABEL</td>
<td>BRnz</td>
<td>LABEL</td>
</tr>
<tr>
<td>BR†</td>
<td>LABEL</td>
<td>BRnzp</td>
<td>LABEL</td>
</tr>
</tbody>
</table>

Encoding

```
<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>PCoffset9</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>n</td>
<td>z</td>
<td>p</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

Operation

```
if ((n AND N) OR (z AND Z) OR (p AND P))
    PC = PC† + LSHF(SEXT(PCoffset9), 1);
```

Description

The condition codes specified by the state of bits [11:9] are tested, as follows: If bit [11] is set, N is tested; if bit [11] is clear, N is not tested. If bit [10] is set, Z is tested, etc. If any of the condition codes tested is set, the program branches to the location specified by sign-extending the PCoffset9 field to 16 bits, left-shifting it one bit, and adding the result to the incremented PC. The PCoffset9 field specifies the number of instructions, forward or backwards, to branch over.

Examples

```
BRzp  LOOP ; Branch to LOOP if the last result was zero or positive.
BR†   NEXT ; Unconditionally Branch to NEXT.
```

† The assembly language opcode BR is interpreted the same as BRnzp; that is, always branch to the target address.

‡ This is the incremented PC
JMP
Jump

RET
Return from Subroutine

Assembler Formats

JMP BaseR
RET

Encodings

<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>11</th>
<th>9</th>
<th>8</th>
<th>6</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1100</td>
<td>000</td>
<td>BaseR</td>
<td>000000</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>11</th>
<th>9</th>
<th>8</th>
<th>6</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1100</td>
<td>000</td>
<td>111</td>
<td>000000</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Operation

PC = BaseR;

Description

The program unconditionally jumps to the location specified by the contents of the base register. Bits [8:6] identify the base register.

Examples

JMP R2 ; PC ← R2
RET ; PC ← R7

Notes

The RET instruction is a special case of the JMP instruction. The PC is loaded with the contents of R7, which contains the linkage back to the instruction following the subroutine call instruction.

If the base register contains an odd address, an illegal operand address exception occurs.
JSR  
**Jump to Subroutine**

**JSRR**

**Assembler Formats**

```plaintext
JSR   LABEL  
JSRR  BaseR  
```

**Encodings**

```plaintext
<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>PCoffset11</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>JSR</td>
<td>0100</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>JSRR</td>
<td>0100</td>
<td>00</td>
<td>BaseR</td>
<td>000000</td>
<td></td>
</tr>
</tbody>
</table>
```

**Operation**

\[
R7 = PC^\dagger;  
\text{if } (\text{bit}[11] == 0) \  
PC = \text{BaseR};  
\text{else} \  
PC = PC^\dagger + \text{LSHF(SEXT(PC offset11), 1)};  
\]

**Description**

First, the incremented PC is saved in R7. This is the linkage back to the calling routine. Then, the PC is loaded with the address of the first instruction of the subroutine, causing an unconditional jump to that address. The address of the subroutine is obtained from the base register (if bit[11] is 0), or the address is computed by sign-extending bits [10:0] to 16 bits, left-shifting the result one bit, and then adding this value to the incremented PC (if bit[11] is 1).

**Examples**

```plaintext
JSR QUEUE ; Put the address of the instruction following JSR into R7; Jump to QUEUE.  
JSRR R3 ; Put the address following JSRR into R7; Jump to the address contained in R3.  
```

**Note**

If bit[11] is 0, the base register must contain a word address. If the base register contains an odd address, an illegal operand address exception occurs.

---

\(^\dagger\text{This is the incremented PC.}\)
LDB  
Load Byte

Assembler Format

LDB  DR, BaseR, boffset6

Encoding

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>12</th>
<th>11</th>
<th>9</th>
<th>8</th>
<th>6</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0010</td>
<td>DR</td>
<td>BaseR</td>
<td>boffset6</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Operation

DR = SEXT(mem[BaseR + SEXT(boffset6)]);
setcc();

Description

An address is computed by sign-extending boffset6 to 16 bits and adding the result to the contents of the base register. The 8-bit contents of memory at this address are sign-extended and stored into DR. The condition codes are set, based on whether the 16-bit value loaded into DR is negative, zero, or positive.

Example

LDB  R4, R2, #10  ; R4 ← SEXT(mem[R2 + 10])
LDW  

Load Word

Assembler Format

LDW  DR, BaseR, offset6

Encoding

<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>11</th>
<th>9</th>
<th>8</th>
<th>6</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>DR</td>
<td>BaseR</td>
<td>offset6</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Operation

DR = MEM[BaseR + LSHF(SEXT(offset6), 1)];
setcc();

Description

A word-aligned address is computed by sign-extending offset6 to 16 bits, left-shifting the result by one bit, and then adding this to the contents of the base register. The word starting at this address is stored into DR. The condition codes are set, based on whether the value loaded is negative, zero, or positive.

Example

LDW  R4, R2, #10  ; R4 ← MEM[R2 + 20]

Note

The base register must contain a word address (i.e., its contents must be even). If the base register contains an odd address, an illegal operand address exception occurs.
LEA

Load Effective Address

Assembler Format

LEA DR, LABEL

Encoding

```
  15  12  11  9  8  Poffset9  DR

  1110
```

Operation

```
DR = PC \uparrow + LSHF(SEXT(PCof set9),1);
setcc();
```

Description

The register specified by DR is loaded with the address formed by sign-extending the POffset9 to 16 bits, left-shifting it one bit and then adding it to the incremented PC.\(^\dagger\) The condition codes are set, based on whether the value (i.e., address) loaded is negative, zero, or positive.

Example

```
LEA R4, TARGET ; R4 ← address of TARGET
```

\(^{\dagger}\)This is the incremented PC.

\(^{\dagger}\)The LEA instruction does not read memory to obtain the information to load into DR. The address, itself, is loaded into DR.
NOT†  

Bitwise Complement

Assembler Format

```
NOT   DR, SR
```

Encoding

```
<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>11</th>
<th>9</th>
<th>8</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1001</td>
<td>DR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>11111</td>
</tr>
</tbody>
</table>
```

Operation

```
DR = NOT(SR);
setcc();
```

Description

The contents of SR are bitwise complemented and the result stored in DR. The condition codes are set, based on whether the binary value produced, taken as a 2’s complement integer, is negative, zero, or positive.

Example

```
NOT  R4, R2 ; R4 ← NOT(R2)
```

---

†The NOT instruction is a specific encoding of the XOR instruction. See also XOR.
RET†

Return from Subroutine

Assembler Format

RET

Encoding

<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>11</th>
<th>9</th>
<th>8</th>
<th>6</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1100</td>
<td>000</td>
<td>111</td>
<td>00000</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Operation

PC = R7;

Description

The PC is loaded with the value in R7. This causes a return from a previous JSR instruction.

Example

RET ; PC ← R7

Note

The contents of R7 must be an even address. If not, an illegal operand address exception occurs.

†The RET instruction is a specific encoding of the JMP instruction. See also JMP.
RTI  

Return from Interrupt

Assembler Format

RTI

Encoding

<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>11</th>
</tr>
</thead>
<tbody>
<tr>
<td>1000</td>
<td>000000000000</td>
<td></td>
</tr>
</tbody>
</table>

Operation

if (PSR[15] == 1) privilege mode violation
PC = MEM[R6]; R6 is the SSP
R6 = R6 + 2;
TEMP = MEM[R6];
R6 = R6 + 2;
PSR = TEMP; the privilege mode and condition codes of the interrupted process are restored

Description

The top two words are popped off the stack and loaded into PC, PSR.

Example

RTI ; PC, PSR ← top two values popped off the stack.

Notes

On an external interrupt, the initiating sequence first changes the privilege mode to supervisor (PSR[15]=0). Then the PSR and PC of the interrupted process are pushed onto the supervisor stack before loading the PC with the starting address of the interrupt service routine. The PSR that is pushed onto the supervisor stack contains the privilege level and the condition codes of the interrupted process. The interrupt service routine runs with supervisor privilege. The last instruction in the service routine is RTI, which returns control to the interrupted process by popping two values off the supervisor stack, first to restore the PC to the address of the instruction that was about to be processed when the interrupt was initiated, and second to restore the PSR to the values they had when the interrupt was initiated. See also Section A.4.

RTI can be executed only if the processor is in supervisor state (i.e., PSR[15] = 0).
**SHF**  

**Bit Shift**

**Assembler Formats**

- **LSHF**: DR, SR, amount4 ; left shift  
- **RSHFL**: DR, SR, amount4 ; right shift logical  
- **RSHFA**: DR, SR, amount4 ; right shift arithmetic

**Encodings**

- **LSHF**
  
<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>11</th>
<th>9</th>
<th>8</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1101</td>
<td>DR</td>
<td>SR</td>
<td>0</td>
<td>0</td>
<td>amount4</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- **RSHFL**
  
<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>11</th>
<th>9</th>
<th>8</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1101</td>
<td>DR</td>
<td>SR</td>
<td>0</td>
<td>1</td>
<td>amount4</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

- **RSHFA**
  
<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>11</th>
<th>9</th>
<th>8</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1101</td>
<td>DR</td>
<td>SR</td>
<td>1</td>
<td>1</td>
<td>amount4</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Operation**

```plaintext
if (bit[4] == 0)
    DR = LSHF(SR, amount4);
else
    if (bit[5] == 0)
        DR = RSHF(SR, amount4, 0);
    else
        DR = RSHF(SR, amount4, SR[15]);
setcc();
```

**Description**

Bit [4] determines the direction (left or right) of the shift; bit [5] determines whether a right shift is arithmetic or logical. If bit [4] is 0, the source operand in SR is shifted left by the number of bit positions indicated by amount4. If bit [4] is 1, the source operand is shifted right by amount4 bits. If the operation is a right shift, bit [5] of the instruction determines whether the sign bit of the original source operand is preserved. If bit [5] is 1, the right shift is an arithmetic shift; thus the original SR[15] is shifted into the vacated bit positions. If bit[5] is 0, zeroes are shifted into the vacated bit positions. The result is stored in DR. The condition codes are set, based on whether the result is negative, zero, or positive.

**Examples**

- **LSHF**: R2, R3, #3 ; R2 ← LSHF(R3, #3)  
- **RSHFL**: R2, R3, #7 ; R2 ← RSHF(R3, #7, 0)  
- **RSHFA**: R2, R3, #7 ; R2 ← RSHF(R3, #7, R3[15])
STB

**Store Byte**

**Assembler Format**

```
STB SR, BaseR, boffset6
```

**Encoding**

```
<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>11</th>
<th>9</th>
<th>8</th>
<th>6</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>011</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

```

**Operation**

```
mem[BaseR + SEXT(boffset6)] = SR[7:0];
```

**Description**

The low 8 bits of the register specified by SR are stored into the memory location whose address is obtained by sign-extending boffset6 to 16 bits and adding the result to the contents of the base register.

**Example**

```
STB R4, R2, #10 ; mem[R2 + 10] ← R4
```
STW

Assembler Format

STW SR, BaseR, offset6

Encoding

```
  15  12  11  9  8  6  5  0
```

0111 | SR | BaseR | offset6

Operation

MEM[BaseR + LSHF(SEXT(offset6), 1)] = SR;

Description

The contents of SR are stored into the word-aligned memory location whose address is obtained by sign-extending offset6 to 16 bits, left-shifting the result by one bit and adding this to the contents of the base register.

Example

```
STW R4, R2, #10 ; MEM[R2 + 20] ← R4
```

Note

The base register must contain a word address (i.e., its contents must be even). If the base register contains an odd address, an illegal operand address exception occurs.
TRAP

Operating System Call

Assembler Format

TRAP trapvector8

Encoding

<table>
<thead>
<tr>
<th>15</th>
<th>12</th>
<th>11</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1111</td>
<td>0000</td>
<td>trapvector8</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Operation

R7 = PC;
PC = MEM[LSHF(ZEXT(trapvector8), 1)];

Description

First R7 is loaded with the incremented PC. (This enables a return to the instruction physically following the TRAP instruction in the original program after the service routine has completed execution.) Then trapvector8 is zero-extended to 16 bits, and left shifted one bit, forming the address of the trap vector table entry which contains the starting address of the service routine. The starting address of the service routine is loaded into PC.

Example

TRAP x23 ; Directs the operating system to execute the IN system call. The starting address ; of this system call is contained in memory location x0046.

Note

Memory locations x0000 through x01FF are available to contain starting addresses for system calls specified by their corresponding trapvectors. This region of memory is called the trap vector table. See Table A.2.

\(^1\)This is the incremented PC.
**XOR**  
**Bitwise Exclusive-OR**

**NOT**  
**Bitwise Complement**

**Assembler Formats**

- XOR: DR, SR1, SR2
- XOR: DR, SR1, imm5
- NOT: DR, SR

**Encodings**

<table>
<thead>
<tr>
<th>Opcode</th>
<th>DR</th>
<th>SR1</th>
<th>SR2</th>
</tr>
</thead>
<tbody>
<tr>
<td>1001</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Opcode</th>
<th>DR</th>
<th>SR1</th>
<th>imm5</th>
</tr>
</thead>
<tbody>
<tr>
<td>1001</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Opcode</th>
<th>DR</th>
<th>SR</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1001</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Operation**

if (bit[5] == 0)  
DR = SR1 XOR SR2;  
else  
DR = SR1 XOR SEXT(imm5);  
setcc();

**Description**

If bit [5] is 0, the second source operand is obtained from SR2. If bit [5] is 1, the second source operand is obtained by sign-extending the imm5 field to 16 bits. In both cases, the second source operand is XORred with the contents of SR1, and the result stored in DR. The condition codes are set, based on whether the binary value produced, taken as a 2’s complement integer, is negative, zero, or positive.

**Examples**

- XOR R3, R1, R2 ; R3 ← R1 XOR R2
- XOR R3, R1, #12 ; R3 ← R1 with bits [3], [2] complemented.
- NOT R3, R2 ; R3 ← NOT(R2)

**Note**

The NOT instruction is a special case of the XOR instruction.
### APPENDIX A. THE LC-3B ISA

#### TRAP vector

<table>
<thead>
<tr>
<th>TRAP vector</th>
<th>Assembler Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>x20</td>
<td>GETC</td>
<td>Read a single character from the keyboard. The character is not echoed onto the console. Its ASCII code is copied into R0. The high eight bits of R0 are cleared.</td>
</tr>
<tr>
<td>x21</td>
<td>OUT</td>
<td>Write a character in R0[7:0] to the console display.</td>
</tr>
<tr>
<td>x22</td>
<td>PUTS</td>
<td>Write a string of ASCII characters to the console display. The characters are contained in consecutive memory locations, one character per memory location, starting with the address specified in R0. Writing terminates with the occurrence of x00 in a memory location.</td>
</tr>
<tr>
<td>x23</td>
<td>IN</td>
<td>Print a prompt on the screen and read a single character from the keyboard. The character is echoed onto the console display, and its ASCII code is copied into R0. The high eight bits of R0 are cleared.</td>
</tr>
<tr>
<td>x25</td>
<td>HALT</td>
<td>Halt execution and print a message on the console.</td>
</tr>
</tbody>
</table>

#### Table A.2: TRAP vector table

<table>
<thead>
<tr>
<th>Address</th>
<th>I/O Register Name</th>
<th>I/O Register Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>xFE00</td>
<td>Keyboard status register</td>
<td>Also known as KBSR. The ready bit (bit [15]) indicates if the keyboard has received a new character.</td>
</tr>
<tr>
<td>xFE02</td>
<td>Keyboard data register</td>
<td>Also known as KBDR. Bits [7:0] contain the last character typed on the keyboard.</td>
</tr>
<tr>
<td>xFE04</td>
<td>Display status register</td>
<td>Also known as DSR. The ready bit (bit [15]) indicates if the display device is ready to receive another character to print on the screen.</td>
</tr>
<tr>
<td>xFE06</td>
<td>Display data register</td>
<td>Also known as DDR. A character written in the low byte of this register will be displayed on the screen.</td>
</tr>
<tr>
<td>xFFE</td>
<td>Machine control register</td>
<td>Also known as MCR. Bit [15] is the clock enable bit. When cleared, instruction processing stops.</td>
</tr>
</tbody>
</table>

#### Table A.3: Device register assignments

#### A.4 Interrupt Processing

Events external to the process that is running are able to interrupt the processor. A common example of this is interrupt-driven I/O.

Associated with each external event that can interrupt the processor is an eight-bit interrupt vector (i.e., INTV) that provides an entry point into a 256 entry interrupt vector table. The starting address of the interrupt vector table is x0200. That is, the interrupt vector table occupies memory locations x0200 to x03FF. Each entry in the interrupt vector table contains the starting address of the interrupt service routine that handles the corresponding external event.

In order for an interrupt to occur, the following must be true:

1. The Interrupt Enable bit (IE) associated with the event must be set (i.e., IE=1).
2. The priority of the event must be greater than the priority of the process that is executing.

At this time, the LC-3b ISA specifies only one event that can interrupt the processor: Keyboard input. This is an example of interrupt-driven I/O. To occur, bit [14] in the Keyboard Status
Register must be 1. In the LC-3b, the priority of the keyboard interrupt is greater than the priority of user programs.

If someone strikes a key on the keyboard, the process that is executing is interrupted if IE=1 and the priority of the process executing is less than the priority of the cause of the interrupt. The interrupt service routine is initiated as follows:

1. IE is temporarily disabled for all new interrupts. i.e., no new interrupts are temporarily allowed access to the processor.
2. The privilege mode is set to Supervisor Mode (PSR[15]=0) if it is not already set to supervisor mode.
3. R6 is set to the supervisor stack pointer if that is not already the case.
4. The PSR and PC of the interrupted process are pushed on to the supervisor stack.
5. The interrupting event supplies its eight-bit interrupt vector (INTV). The interrupt vector for the keyboard is x40.
6. The processor left-shifts the interrupt vector one bit, yielding x80, and adds it to the base address of the interrupt vector table (x200), yielding the address of the memory location (x0280), which contains the starting address of the interrupt service routine.
7. The contents of memory location x0280 are read and loaded into the PC.
8. IE is again enabled for all interrupts.
9. The processor begins execution of the interrupt service routine.

The last instruction in an interrupt service routine is RTI. The top two elements of the processor stack are popped and loaded into the PC and PSR, respectively. Processing then continues where the interrupted process left off.