Name: SOLUTIONS

Problem 1 (25 points):_____
Problem 2 (10 points):_____
Problem 3 (20 points):_____
Problem 4 (20 points):_____
Problem 5 (25 points):_____
Total (100 points):_____

Note: Please be sure that your answers to all questions (and all supporting work that is required) are contained in the space provided.

Note: Please be sure your name is recorded on each sheet of the exam.

GOOD LUCK!
Problem 1 (20 points)

Part a (5 points): A 1GB physical memory system is byte addressable. It has a 64-bit bus to the processor. It is 16-way interleaved. The memory is made out of 8MB chips, each with 8 data pins. Identify which bits in the address are row address bits, chip address bits, byte of bus bits and interleave bits.

No row bits (there's only one row)

Part b (5 points): If we add ECC protection to the I.C.3th, then each 16 bit word would require another 5 bits to be able to correct a one bit error. Suppose we did, and we got back the following 21 bit pattern.

Which bit was in error?

19

Part c (5 points): The atomic unit of processing is:

Instruction
Problem 1 continued

Part d (5 points): Some of the following are part of the ISA, the rest are part of the microarchitecture. Put a check mark next to each that is part of the ISA.

- page size: ✔
- MDR: 
- condition codes: ✔
- memory ready bit (R): 
- trap vector: ✔

Part e (5 points): The xyz machine, which is bigendian, executes LD32 R1,A. Relevant memory locations before the instruction executes is as shown below:

A: 11110000
A+1: 11111111
A+2: 10101010
A+3: 00000000

After execution, R1 contains:

```
11 28 27 24 23 20 19 16 15 12 11 8 7 4 3 0
A A A D 0 0 0 A A A 1 1 1 1 0 1 0 1 0 0 0 0 0 0 0 0
```
Part c (10 points)

We have not talked about pipelining yet in class. When we do, you will see a pipelined machine can easily issue a memory request every cycle. At the memory controller side, however, we may need a queue to buffer the memory addresses if there are memory bank conflicts. In this example, eight successive memory accesses have arrived at the memory controller, and are buffered until their banks are free. Accesses must be done in the order in which they arrived. The figure below shows which memory accesses are active during each cycle.

Note that memory access 1 is initiated in cycle 1 and returns data at the end of cycle 5. Memory has an access time of five cycles, and is four way interleaved.

Your job: Identify which bank each memory access goes to and fill in the table below accordingly. Memory access 1 has already been entered. (Note: there are several correct solutions: any one of them will receive full credit.)

Note: This is one of many possible correct solutions. A correct solution would satisfy the following constraints:

a) Accesses 1 & 4 go to same bank
b) Accesses 5 & 8 go to same bank

c) Accesses 1, 2, 3 go to different banks

d) Accesses 4, 5, 6, 7 go to different banks
Problem 3 (20 points)

An x86 assembly language programmer complained that the LC-3b did not have what to her was the most valuable addressing mode which is available in the x86 ISA. Recall that the x86 instruction is variable length. One of the optional bytes in that instruction is called SIB (for Scale/Index/Base). It allows one to construct an address by scaling (multiplying) the contents of one register (the Index) and adding the result to the contents of another register (the Base). That is, \( \text{Address} = \text{Base} + \text{Scale} \times \text{Index} \).

NO PROFI FM, we say. We will use an unused opcode to provide the same capability with the LC-3b ISA. We will call the new opcode SIB:

\[
\text{SIB } \text{DR, BaseR, Scale, IndexR}
\]

which will load DR with the address computed by multiplying the IndexR register by \(2^{\text{Scale}}\) and adding the result to the contents of the BaseR register.

We thus get the same effect as the x86 SIB byte, only it takes two LC-3b instructions. That is,

\[
\text{SIB } R5, R3, \#3, R2 \\
\text{LDW } R1, R5, \#0
\]

will load R1 with the contents of memory whose address is obtained by adding R3 to the product of R2 and \(2^3\).

The next page shows the data sheet for the SIB instruction in the style of Appendix A.

Part a (5 points): We can implement the SIB instruction with either one extra state or two extra states in the state diagram of the LC-3b. Which is better? Why?

Two states are better. To do a shift followed by an add in one cycle would increase the cycle time substantially. Saving one cycle to execute SIB at the expense of lengthening the cycle time of everything else is not a good design decision.
Part b (15 points): Your job here is to implement the SIB instruction with two extra states (state 10, and state 26). Using the notation of the I.C-3b State Diagram, describe what happens in these states inside their corresponding bubbles. Show all output arc(s) to indicate the next state after state 10 and state 26.

```
Part b (15 points): Your job here is to implement the SIB instruction with two extra states (state 10, and state 26). Using the notation of the I.C-3b State Diagram, describe what happens in these states inside their corresponding bubbles. Show all output arc(s) to indicate the next state after state 10 and state 26.

\[
\text{State 10: }
\begin{align*}
\text{tempr} &\leftarrow \text{SHF}(SR1, 0, 0, 0, 0, 0, 0, 0) \\
\text{DR} &\leftarrow SR1 + \text{tempr}
\end{align*}
\]

Using the data path diagram labeled “SIB with two extra states” on the next page, add any additional structures and any control signals needed to implement SIB as specified by the two states shown in the bubbles. Label any additional control signals “ECS1” (for “extra control signal 1”), “ECS2” etc.

Show the values in the figure below for each control signal corresponding to states 10 and 26.

\[
\text{State 10: }
\begin{array}{cccccccccccccccc}
\text{LDMA} & \text{LDMD} & \text{LDOW} & \text{LDBN} & \text{LDRE} & \text{LDPC} & \text{GATE} & \text{GATE-AL} & \text{GATE-SIF} & \text{FCG-EGO} & \text{ADSR} & 1 & 1 & 1 & 1 & 1 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\end{array}
\]

\[
\text{State 26: }
\begin{array}{cccccccccccccccc}
\text{LDMA} & \text{LDMD} & \text{LDOW} & \text{LDBN} & \text{LDRE} & \text{LDPC} & \text{GATE} & \text{GATE-AL} & \text{GATE-SIF} & \text{FCG-EGO} & \text{ADSR} & 1 & 1 & 1 & 1 & 1 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\end{array}
\]

\[
\text{State 10: }
\begin{array}{cccc}
RDR & \text{COND} & 1 & 1 \\
0 & 0 & 0 & 0 \\
\end{array}
\]

\[
\text{State 26: }
\begin{array}{cccc}
RDR & \text{COND} & 1 & 1 \\
0 & 0 & 0 & 0 \\
\end{array}
\]
Problem 4 (20 points)

Consider the following two-level virtual memory system for the LC-3b:

Virtual Address Space: 64KB
User Space Range: x0000 to x7FFF
System Space Range: x8000 to xFFFFFF

Physical Memory Size: 4KB
Page Size: 256 bytes
Page Table Entry Size: 2 bytes

The system does not include a Translation Lookaside Buffer. The Page Table Entry format is as follows:

\[
\begin{array}{cccccccccccc}
V & 0 & 0 & 0 & M & 0 & 0 & 0 & \ldots & \text{PFN} \\
\end{array}
\]

Part a (2 points): How many bits are allocated for the Page Frame Number (PFN) in the PTE? Show the computation.

\[
\frac{4 \text{ KB}}{256 \text{ B}} = \frac{2^{12}}{2^8} = 2^4 \text{ frames} \quad \text{Answer: } 4 \text{ bits}
\]

Part b (18 points): The machine stopped at a breakpoint and the following state information was observed:

<table>
<thead>
<tr>
<th>PC</th>
<th>SBR</th>
<th>UBR</th>
<th>R0</th>
<th>R1</th>
<th>R2</th>
<th>R3</th>
<th>R4</th>
<th>R5</th>
<th>R6</th>
<th>R7</th>
</tr>
</thead>
<tbody>
<tr>
<td>x3100</td>
<td>x000</td>
<td>x9000</td>
<td>x30F0</td>
<td>xF000</td>
<td>x1050</td>
<td>xF000</td>
<td>x0000</td>
<td>x1299</td>
<td>x8000</td>
<td>x1000</td>
</tr>
</tbody>
</table>

Note: SBR is the System Page Table Base Register and UBR is the User Page Table Base Register. Each point is the first entry of the corresponding page table.

After execution resumed, the machine issued the following successive six physical memory requests, uninterrupted by any page faults, access control violations, or anything else. Note that each entry is incomplete. Your job: complete the six entries.

<table>
<thead>
<tr>
<th>Access #</th>
<th>PA</th>
<th>Data</th>
<th>Identity of Item Being Read</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>x020</td>
<td>x8004</td>
<td>The PTE for System Virt. Page x10</td>
</tr>
<tr>
<td>2</td>
<td>x462</td>
<td>x8001</td>
<td>The PTE for User Virt. Page x31</td>
</tr>
<tr>
<td>3</td>
<td>x100</td>
<td>x6200</td>
<td>The instruction LDR R1, R0, #0</td>
</tr>
<tr>
<td>4</td>
<td>x020</td>
<td>x8004</td>
<td>The PTE for System Virt. Page x10</td>
</tr>
<tr>
<td>5</td>
<td>x460</td>
<td>x8007</td>
<td>The PTE for User Virt. Page x30</td>
</tr>
<tr>
<td>6</td>
<td>x9F0</td>
<td>x8004</td>
<td>Data due to the LDR instr.</td>
</tr>
</tbody>
</table>

Note: The last column should identify what is being read specifically. For example: "The instruction JSR HELP," "The PTE for User Virtual Page 0," "PTE for System Virtual Page 0," "Data due to load instruction," etc.
Problem 5 continued:

The control bits are encoded as follows:

<table>
<thead>
<tr>
<th>Control Bit</th>
<th>Encoding</th>
</tr>
</thead>
<tbody>
<tr>
<td>DATASIZE:</td>
<td>0 = Byte</td>
</tr>
<tr>
<td></td>
<td>1 = Word</td>
</tr>
<tr>
<td>MDRHIGH.LD:</td>
<td>0 = No Load</td>
</tr>
<tr>
<td></td>
<td>1 = Load High Byte</td>
</tr>
<tr>
<td>MDRLOW.LD:</td>
<td>0 = No Load</td>
</tr>
<tr>
<td></td>
<td>1 = Load Low Byte</td>
</tr>
<tr>
<td>ROTATE:</td>
<td>0 = No Rotation</td>
</tr>
<tr>
<td></td>
<td>1 = 8 bit Rotation</td>
</tr>
<tr>
<td>FIRST/SECOND:</td>
<td>0 = First Access</td>
</tr>
<tr>
<td></td>
<td>1 = Second Access</td>
</tr>
<tr>
<td>MDR.READY:</td>
<td>0 = MDR Not Ready</td>
</tr>
<tr>
<td></td>
<td>1 = MDR Ready</td>
</tr>
</tbody>
</table>

Part a (5 points): Identify the 1-bit signal X and the 15-bit signal Y shown on the diagram. (Note: they are generated by the processor.)

X: \[ \text{MAR}[0] \]

Y: \[ \text{MAR}[15:1] \]

Part b (5 points): The state machine for the Unaligned Load Controller is shown below. State 0 is an idle state, where no memory access is occurring. In state 3, the state machine sets MDR.READY which the processor interprets as the old R bit from memory, so it can move on and read the value in the MDR.

Briefly explain what is accomplished in States 1 and 2.

State 1: First memory access for unaligned load and memory access for aligned load and byte load

State 2: Second memory access for unaligned load
Problem 5 continued:

Part c (10 points): The Unaligned Load Controller has signals C1, C2, C3, C4, and C5, which are used to transition the controller through its states. Complete the logic equations for these control signals. (Note: No control signals are required to transition from state 3 to state 0.)

\[ C1 = \text{MEM.READY} \]

\[ C2 = \text{MEM.READY} \cdot \text{DATASIZE} \cdot \text{MAR[0]} \]

\[ C3 = \text{MEM.READY} \cdot (\text{DATASIZE} \cdot \text{MAR[0]}) \]

\[ C4 = \text{MEM.READY} \]

\[ C5 = \text{MEM.READY} \]

Part d (5 points): The Unaligned Load Controller is best thought of as a Moore Machine. That is, its outputs are associated with the state. Complete the table below, identifying the value of each output signal for each state.

<table>
<thead>
<tr>
<th>State</th>
<th>MFM.CE</th>
<th>FIRST/SECOND</th>
<th>MDR.HIGH.LD</th>
<th>MDR.LOW.LD</th>
<th>MDR.READY</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>x</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>x</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>