



# Cache Memory


## WHY?




# The Abstraction




Note: Hit Ratio = 
$$\frac{\text{Hits}}{\text{Hits} + \text{Misses}}$$





## **Write Through/Write Back**



### **Issues**

- \* Simplicity of Design**
- \* Bus Traffic**
- \* Application Environment (Stack Frame)**
- \* Allocate on Write Miss**
  - Sector Cache**

## **Characteristics**

### **\* Set Associative (Set Size)**

- Fully Associative
- Direct Mapped

### **\* Write Back, Write Through**

### **\* Replacement Algorithm**

- LRU
- FIFO
- Random


### **\* Instructions/Data**

### **\* Supervisor/User**


### **\* Virtual/Physical**

CACHE

PM  
256 B




CACHE-A  
TAG STORE



1971 Cadex/7  
4004  
2300 Transistors


197X  
Motorola 68020  
256 B




TEMPORAL LOCALITY

CACHE LINE  
" BLOCK

SPATIAL LOCALITY




MOV A, R1  
MOV B, R2




TAG STORE ENTRY:

LRU






Virtual/Physical




LRU



00

	<u>V</u>	<u>NV</u>
A	0	0
B	0	0
C	0	1
D	1	0

<del>V</del>	<u>NV</u>
0	1
0	0
0	0
1	0



# Interrupts / Exceptions

~~Code~~

Interrupts

Examples

External

CAUSE

Internal

depends

priority

same

When Context

When

now

system


context

process

Always Always

Multi

Always new



1. Stop what you're doing
2. Consistent State
3. Vector to handle