## Department of Electrical and Computer Engineering The University of Texas at Austin

EE 306, Fall 2017 Yale Patt, Instructor Stephen Pruett, Siavash Zangeneh, Aniket Deshmukh, Zachary Susskind, Meiling Tang, Jiahan Liu Final Exam, December 16, 2017

Name: Solution	
Part A:	
Problem 1 (10 points):	•
Problem 2 (10 points):	
Problem 3 (10 points):	
Problem 4 (10 points):	
Problem 5 (10 points):	Part A (50 points):
Part B:	
Problem 6 (20 points):	
Problem 7 (20 points):	
Problem 8 (20 points):	
Problem 9 (20 points):	Part B (80 points):

Total (130 points):

Note: Please be sure that your answers to all questions (and all supporting work that is required) are contained in the space provided.

Note: Please be sure your name is recorded on each sheet of the exam.

I will not cheat on this exam.

Signature

GOOD LUCK! (HAVE A GREAT SEMESTER BREAK)

### Part A, Problem 1. (10 points):

**Part a**. (5 points): We want to move a number from A to B. List all LC-3 opcodes that can be used to accomplish this in one instruction when A,B are as specified at the top of each column. We have provided four slots for each column. Use as many as you need.

A is memory location	A is a register R0-R7	A is a register R0-R7	A is memory location
B is a register R0-R7	B is a register R0-R7	B is memory location	B is memory location
LD	And	ST	
LDR	AND	STR	
LDI		STI	

**Part b.** (5 points): After an LC-3 instruction is decoded, it must be processed using the various paths in the data path. Show **all** paths in the data path that are used to process LEA after the instruction has been decoded by drawing a heavy line over each such path. For example, note the heavy line from the IR, through the sign-extended 9-bit value, and into the mux. Recall that LEA does not set the condition codes.



#### Part A, Problem 2. (10 points):

Consider the following semi-nonsense assembly language program:

line	1:		.OR	EG x80	03		
line	2:		AND	R1,R1	L <b>,</b> #0		
line	3:		ADD	R0,R1	L <b>,</b> #5		
line	4:		ST	R1,B			
line	5:		LD	R1,A			
line	6 <b>:</b>		BRz	SKIP			
line	7:		ST	R0,B			
line	8:	SKIP	TRAI	2 x25			
line	9:	А	.BLF	KW #7			
line	10:	в	.FII	LL #5			
line	11:	BANNER	.STE	RINGZ	"We	are	done!"
line	12:	С	.FII	L x0			
line	13:		.ENI	)			

A separate module will store a value in A before the above program executes.

Part a. Construct the symbol table.

**Part b**. Show the result of assembly of lines 5 through 7 above. Note: the instruction at line 8 has already been assembled for you.

Symbol	Address
SKIP	×8009
A	X800Y
B	x8911
BANNER	×8012
C	x801F



**Part c**. Note that two different things could cause location B to contain the value 5: the contents of line 7 or the contents of line 10. Explain the difference between line 7 causing the value 5 to be in location B and line 10 causing the value 5 to be in location B.

line 7 storos 5 in 13 during execution of the program	]
line 10 stores 5 in 13 at load time (assemble time is also accep	table)

**Part A, Problem 3.** (10 points): Memory locations x5000 to x5FFF contain 2's complement integers. What does the following program do?

.ORIG x3000 LD R1, ARRAY LD R2, LENGTH AND R3, R3, #0 LDR R0, R1, #0 AGAIN AND R0, R0, #1 BRz SKIP ADD R3, R3, #1 SKIP ADD R1, R1, #1 ADD R2, R2, #-1 BRp AGAIN HALT ARRAY .FILL x5000 LENGTH .FILL x1000 .END

Please write your answer in the box below. Your answer must contain at most 15 words. Any words after the first 15 will NOT be considered in grading this problem.



**Part A, Problem 4.** (10 points): The logic circuit shown below has one input X, one output Z, and two state variables, s1 and s0. The circuit operates synchronously, controlled by a CLK signal, implementing a state machine.



<b>S</b> 1	<b>S</b> 0	X	Ζ	<b>S</b> 1'	S0'
0	0	0	Q	0	Q
0	0	1	0	0	1
0	1	0	0	0	0
0	1	1	0	1	1
1	0	0	1	0	0
1	0	1	1	(	
1	1	0	N .	1	0
1	1	1	N		1



Part b. Fill in the truth table for each of the eight input combinations.

Part c. Draw the state machine (also known as a state diagram).



# Part A, Problem 5. (10 points):

The PC is loaded with x3000, and the instruction at address x3000 is executed. In fact, execution continues and four more instructions are executed. The table below contains the contents of various registers at the end of execution for each of the five (total) instructions.

Your job: complete the table.

	PC	MAR	MDR	IR	RO	<b>R1</b>	R2
Before execution starts	x3000				x0000	x0000	x0000
After the 1st instruction finishes	X 30 0 1	x3008	X 0 0 0	x2207	Х <i>О00</i> 0	x0001	×0000
After the 2nd instruction finishes	× 300S	X 3009	xD635	x2007	XD635	x 000 1	×0000
After the 3rd instruction finishes	X3093	×3002	x080 (	x0601	XD635	x0001	X () Ø Ø Ø X
After the 4th instruction finishes	X3004	800Ex	x1481	x1481	XD635	× 000 l	×000(
After the 5th instruction finishes	X3005	x3004	x(241	x1241	x0635	X0902	×0001

X 2207	000 010 000	0 0/11	LD RI, P(+7)
XZ007	0010 0000 000	0 01(1	LD RG PC+7
× 0 <b>√</b> 0	0000 0110 000	1000 90	BRzp PC+1
×1481	0001 0100 10	00 0001	ADD R2, R2, R1
x1241	0001 0010 01	1000 00	ADD RI, RI, RI

**Part B, Problem 6.** (20 points): Let's revisit Programming Lab 4, where you were asked to examine/search the nodes in a binary tree, looking for a professor's name. The search would have been done much faster if the tree had been a sorted binary tree.

First, what do we mean by a sorted binary tree: For every node A, ALL nodes in node A's left subtree must come before node A, and ALL nodes in node A's right subtree must come after node A.

If the binary tree is sorted, we can search for a match by starting at the root of the tree, and systematically examining nodes. Each such examination tells us either (a) we have a match, (b) we need to examine the node's left subtree (because the node we are looking for comes before the node we are examining), or (c) we need to examine the node's right subtree (because the node we are looking for comes after the node we are examining).

The figure below shows, like in Lab 4, our professors, only this time the binary tree is sorted in alphabetical order. Recall that each node contains four words. The 1st word points to its left subtree, the 2nd word points to its right subtree, the 3rd word points to the character string containing the professor's name, and the 4th word points to his/her salary.



On the next page, the subroutine SEARCH examines a sorted binary tree, looking for a match. R0 points to the root of the tree, R1 points to the name we are searching for, stored as a null-terminated character string. If the subroutine finds a match, it prints the professors's salary on the monitor. If the subroutine does not find a match, it prints "No Entry" on the monitor.

You will note that within the subroutine SEARCH, there are calls to two subroutines, COMPARE and PRINT\_NUM. COMPARE compares two strings pointed to by R1 and R2. COMPARE puts a 0, 1, or -1 in R3 depending on whether the two strings are identical, the string pointed to by R2 comes after the string pointed to by R1, or the the string pointed to by R2 comes before the string pointed to by R1. PRINT\_NUM prints the 2's complement integer in R0 to the console.

Your job: Fill in the missing instructions in SEARCH.



**Part B, Problem 7.** (20 points): In this problem we wish to examine the effects of keyboard interrupts while a main program is running. The program running is shown below, starting at location x3000. The keyboard interrupt service routine is also shown below, starting at location x1200.

0000	100 1,111,1100	;	Interrupt Service Routine
; LOOP	Main Program .ORIG x3000 AND R1, R1, #0 ; ×52 60 ADD R1, R1, #1 LD R0, NEG_COUNT ADD B0 R0 R1 ( × )00	POLL	.ORIG x1200 ST R0, SAVER0 ST R1, SAVER1 LDI R0, KBDR ;Set KBSR[15] = 0 LD R0, ASCII ADD R0, R0, R1 LDI R1, DSR BRzp POLL STI R0, DDR
NEG_C	PRN LOOP AND R1, R1, #0 BR LOOP OUNT .FILL #-9 .END	ASCII KBDR DSR DDR SAVER1 SAVER1	LD R0, SAVER0 LD R1, SAVER1 RTI .FILL x30 .FILL xFE02 .FILL xFE04 .FILL xFE06 .BLKW #1 .END

Part a. What is the program starting at x3000 doing? ...in at most 15 words.

Continuously cauts from 0 to 9 in RI in an infinite loop

Part b. What does the interrupt service routine do? ...also in at most 15 words.

prints the current digit in RI

Problem continued on next page.

**Part c**. The partially completed table shows a snapshot of the LC-3 **DURING** several cycles of the computer's execution. You can assume the LC-3 has been properly initialized, that is, IE=1, SP is the user stack, and the interrupt vector table contains the necessary entries before the main program starts executing in cycle 1. Memory operations take 2 cycles each. The keyboard is pressed EXACTLY once during the execution of the main program.

Cycle Number	State Number	Information					
1	18	LD.PC:   LD.MDR:   GateMDR:   Image: Constraint of the second seco					
7	18	PCMUX: PC+1 LD.IR: 0 MDR: x5260 IR: x5260					
27	J	LD.REG:     J     MDR:     X \0 \     DRMUX:     JRU:       BUS:     -8 (xFFF8)     GateALU:     \     GateMDR:     O					
33	0	PC: X3005 IR: X09FC					
42	47	LD.MAR:     )     DRMUX: <b>S</b> MDR: <b>X X</b>					
49	18	PC: x1200 LD.PC: 1 MDR: X1200 IR: X09FC					

Your job: fill in the missing entries in the table.

Part d. The above table shows that the main program was interrupted by someone striking the keyboard sometime between cycle 29 and cycle 34OR 28 35 for exclusive range

**Part B, Problem 8.** (20 points): It is easier to identify borders between cities on a map if adjacent cities are colored with different colors. For example, in a map of Texas, one would not color Austin and Pflugerville with the same color, since doing so would obscure the border between the two cities.

Shown below is the recursive subroutine EXAMINE. EXAMINE examines the data structure representing a map to see if any pair of adjacent cities have the same color. Each node in the data structure contains the city's color and the addresses of the cities it borders. If no pair of adjacent cities have the same color, EXAMINE returns the value 0 in R1. If at least one pair of adjacent cities have the same color, EXAMINE returns the value 1 in R1. The main program supplies the address of a node representing one of the cities in R0 before executing JSR EXAMINE.

EXAMINE	.ORIG ADD RG STR RC ADD RG STR RC ADD RG STR RC ADD RG STR RC AND RC	x4000 6, R6, 0, R6, 6, R6, 2, R6, 6, R6, 3, R6, 6, R6, 7, R6, 1, R1,	#-1 #0 #-1 #0 #-1 #0 #-1 #0 #0	: Initialize output R1 to 0
	LDR R	7, R0,	# O	Chine this mode if it has alwarde have minited
	BRU KI	15IORE	,	skip this node if it has already been visited
	LD R <sup>7</sup> STR R <sup>7</sup> LDR R <sup>2</sup> ADD R <sup>3</sup>	7, BRE# 7, R0, 2, R0, 3, R0,	ADCRUMB #0 ; #1 ; #2	Mark this node as visited R2 = color of current node
AGAIN	LDR R( BRz RH LDR R NOT R ADD R ADD R BRz BA JSR EX ADD R BRp RH ADD R	D, R3, ESTORE 7, R0, 7, R7 7, R7, 7, R2, AD XAMINE 1, R1, ESTORE 3, R3,	#0 ; #1 ; #1 ; #1 ; #0 ; #1	<pre>R0 = neighbor node address </pre> < Breakpoint here  Compare current color to neighbor's color  Recursively examine the coloring of next neighbor  If neighbor returns R1=1, this node should return R1=
BAD RESTORE	BR AC ADD R ADD R ADD R LDR R ADD R LDR R ADD R LDR R ADD R ADD R RET	GAIN 1, R1, 7, R6, 6, R6, 3, R6, 6, R6, 2, R6, 6, R6, 0, R6, 6, R6,	; #1 #0 #1 #0 #1 #0 #1 #0 #1	Try next neighbor
BREADCRU	JMB .FI .END	ILL x8(	000	

Your job is to construct the data structure representing a particular map. Before executing JSR EXAMINE, R0 is set to x6100 (the address of one of the nodes), and a breakpoint is set at x4012. The table below shows relevant information collected each time the breakpoint was encountered during the running of EXAMINE.

PC	R0	R2	R7
x4012	x6200	x0042	x0052
x4012	x6100	x0052	x0042
x4012	x6300	x0052	x0047
x4012	x6200	x0047	x0052
x4012	x6400	x0047	x0052
x4012	x6100	x0052	x0042
x4012	x6300	x0052	x0047
x4012	x6500	x0052	x0047
x4012	x6100	x0047	x0042
x4012	x6200	x0047	x0052
x4012	x6400	x0047	x0052
x4012	x6500	x0052	x0047
x4012	x6400	x0042	x0052
x4012	x6500	x0042	x0047

Construct the data structure for the particular map that corresponds to the relevant information obtained from the breakpoints. Note: We are asking you to construct the data structure as it exists AFTER the recursive subroutine has executed.

x6100	200 <del>8</del> x	x6200	×8-000	x6300	X801J
x6101	x0042	x6201	x0052	x6301	x 0047
x6102	x6200	x6202	×6(00	x6302	x 6200
x6103	Y 6400	x6203	X 6300	x6303	x6490
x6104	x6500	x6204	X6500	x6304	XQQQQ
x6105	0000x	x6205	X Q Q Q Q X	x6305	
x6106		x6206		x6306	
x6400	×8000	x6500	×8060		
x6401	x0052	x6501	x0047		
x6402	X 2 100	x6502	x6100		
x6403	x 6 300	x6503	X 62Q9		
x6404	x6500	x6504	x6409		
x6405	XQQQQ	x6505	×0000		
x6406		x6506			

Problem 9. (20 points):

Up to now, we have only had one output device, the monitor, with xFE04 and xFE06 used to address its two device registers. We now introduce a second output device, a light that requires a single device register, to which we assign the address xFE08. Storing a 1 in xFE08 turns the light on, storing a 0 in xFE08 turns the light off.

An Aggie decided to write a program which would control this light by a keyboard interrupt as follows: Pressing the key 0 would turn the light off. Pressing the key 1 would cause the light to flash on and off repeatedly. Shown below is the Aggie's code, and his Keyboard interrupt service routine.

```
The User Program:
              .ORIG x3000
0
              LEA R7, LOOP
1
      LOOP
              LDI RO, ENABLE
2
                    R1, NEG_OFF
              LD
              ADD R0, R0, R1
3
                                  ; check if switch is on
              BRnp BLINK
4
      ;
5
              AND R0, R0, #0
6
               STI RO, LIGHT
                                  ; turn light off
7
              RET
              ST R7, SAVE_R7
8
      BLINK
                                  ; save linkage
              LDI RO, LIGHT
9
А
              ADD R0, R0, #1
              AND R0, R0, #1
                                  ; toggle LIGHT between 0 and 1
R
С
               STI RO, LIGHT
               JSR DELAY
D
                                  ; 1 second delay
Ε
              LD R7, SAVE_R7
F
              RET
                                  ; <-- Breakpoint here
      ;
      LIGHT
               .FILL xFE08
      ENABLE
              .FILL x4000
      NEG_OFF .FILL x-30
      SAVE R7 .BLKW #1
               .END
The Keyboard Interrupt Routine:
               .ORIG
                      x1500
0
              ADD R6, R6, #-1
                                  ; <-- Breakpoint here
1
              STR R0, R6, #0
                                  ; save R0 on stack
2
              ADD R6, R6, #-1
3
              STR R7, R6, #0
                                  ; save R7 on stack
      ;
4
              TRAP x20
5
               STI RO, ENABLE2
      ;
6
              RTI
                                  ; <-- Breakpoint here
7
      ENABLE2 .FILL x4000
               .END
```

The DELAY subroutine was inserted in his program in order to separate the turning on and off of the light by one second in order to make the on-off behavior visible to the naked eye. The DELAY subroutine does not modify any registers.

Unfortunately, per usual, the Aggie made a mistake in his program, and things do not work as he intended. So, he decided to debug his program (see the next page).

He set three breakpoints, at x1500, at x1506, and at x300F. He initialized the PC to x3000, the keyboard IE bit to 1, and memory location x0180 to x1500.

Then he hit the Run button, which stopped executing when the PC reached x1500. He hit the Run button three more times, each time the computer stopping when the PC reached a breakpoint. While the program was running, he pressed a key on the keyboard EXACTLY ONCE.

The table below shows the data in various registers and memory locations each time a breakpoint was encountered. Note: Assume, when an interrupt is initiated, the PSR is pushed onto the system stack before the PC.

	Initial	Breakpoint 1	Breakpoint 2	Breakpoint 3	Breakpoint 4
PC	x3000	x1500	x1506	x1506	x300F
RO	x1234	X 0 0 0 1	x0030	0000x	X QQQQ
R6	x3000	X2FFE	x 2FFC	X2FFE	x 3000
<b>R7</b>	x1234	× 300 I	x 1505	x1505	X3201
M[x2FFC]	x0000	×0000	x3001	x 30 QI	×300 /
M[x2FFD]	x0000	X 0000	x0001	X 000 (	X 0 0 0 1
M[x2FFE]	x0000	x300D	x300D	x 7 0 0 0	x300D
M[x2FFF]	x0000	x8001	X8001	X 8001	x 800 J
M[x4000]	x0031	x0031	x 0 0 3 0	×0000×	0000×
M[xFE00]	x4000	x C 0 0 0	×4000	x4000	x4000

Your Job: complete the table.

•

Data I atti Control Signais									
Signal Name	Signal Values								
LD.MAR/1:	NO(0), LOAD(1)								
LD.MDR/1:	NO(0), LOAD(1)								
LD.IR/1:	NO(0), LOAD(1)								
LD.REG/1:	NO(0), LOAD(1)								
LD.PC/1:	NO(0), LOAD(1)								
Gate.PC/1:	NO(0), YES(1)								
Gate.MDR/1:	NO(0), YES(1)								
Gate.ALU/1:	NO(0), YES(1)								
PCMUX/2:	PC+1(00), BUS(01), ADDER(10)								
DRMUX/2:	IR11.9(00), R7(01), SP(10)								

Data Path Control Signals

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
$ADD^+$		00	01			DR	1		SR1		0	0	0		SR2	
$ADD^+$		00	01			DR	1		SR1		1		i	nm5	5	
$AND^+$		01	01			DR	1		SR1		0	0	0		SR2	
$AND^+$		01	01			DR	1		SR1		1		i	nm5	5	
BR		00	00		n	z	p				PC	offs	et9			
JMP		11	00			000	I	E	Base	R			000	000		
JSR		01	00		1					PC	offse	et11				
JSRR		01	00		0	0	0	E	Base	R			000	000		
$LD^+$		00	10			DR	 				PC	offs	et9			
LDI <sup>+</sup>		10	10			DR			, , , , , , , , , , , , , , , , , , ,	1	PC	offs	et9			
$LDR^+$		01	10			DR	1	E	Base	R			offs	et6		
LEA		11	10			DR	1				PC	offs	et9			
NOT <sup>+</sup>		10	01			DR	1		SR				111	111		
RET		11	00			000	1		111				000	000		
RTI		10	00			ı ı			000	000	000	000				
ST		00	11			SR	I				PC	offs	et9			
STI		10	11			SR	1				PC	offs	et9			
STR		01	11			SR		E	Base	R			offs	et6		
TRAP		11	11			00	00				t	rapv	ect8			
reserved		11	01			I										

Figure A.2 Format of the entire LC-3 instruction set. Note: + indicates instructions that modify condition codes





Figure C.7 LC-3 state machine showing interrupt control













Table C.1	)ata Path Contro	l Signals
Signal Name	Signal Values	
LD.MAR/1: LD.MDR/1: LD.IR/1: LD.REG/1: LD.CC/1: LD.PC/1: LD.Priv/1: LD.SavedSSP/1: LD.SavedUSP/1: LD.Vector/1:	<ul> <li>NO, LOAD</li> </ul>	
GatePC/1: GateMDR/1 GateALU/1: GateMARMUX/1: GateVector/1: GatePC-1/1: GatePSR/1: GateSP/1:	<ul> <li>NO, YES</li> </ul>	
PCMUX/2:	: PC+1 BUS ADDER	;select pc+1 ;select value from bus ;select output of address adder
DRMUX/2:	: 11.9 R7 SP	;destination IR[11:9] ;destination R7 ;destination R6
SR1MUX/2:	: 11.9 8.6 SP	;source IR[11:9] ;source IR[8:6] ;source R6
ADDR1MUX/1:	: PC, BaseR	
ADDR2MUX/2:	ZERO offset6 PCoffset9 PCoffset11	;select the value zero ;select SEXTEIRE5:0]] ;select SEXTEIRE8:0]] ;select SEXTEIRE10:0]]
SPMUX/2:	: SP+1 SP-1 Saved SSP Saved USP	;select stack pointer+1 ;select stack pointer-1 ;select saved Supervisor Stack Pointer ;select saved User Stack Pointer
MARMUX/1:	: 7.0 ADDER	;select ZEXT[IR[7:0]] ;select output of address adder
VectorMUX/2:	: INTV Priv.exception Opc.exception	
PSRMUX/1:	individual setting	gs, BUS
ALUK/2:	ADD, AND, NOT	Γ, PASSA
MIO.EN/1: R.W/1:	NO, YES RD, WR	
Set.Priv/1:	: 0 1	;Supervisor mode ;User mode

"app-c" — 2004/5/21 — page 572 — #8

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
$ADD^+$		00	01			DR			SR1		0	0	0		SR2	
$ADD^+$		00	01	l I		DR	1		SR1		1		i i	nm5	5 1	
$AND^+$		01	01			DR	1		SR1	,	0	0	0		SR2	
		01	01			DR	I		SR1		1		i i1	mm5	5 11	
BR		00	00	1	n	z	р				PC	offs	et9			
JMP		11	00	I I		000	l	E	Base	R		, 1	000	000	Г	
JSR		01	00	I	1		1	1		PC	offse	• •t11	T		 	
JSRR		01	00	1	0	0	0	E	Base	R		I	000	000	  i	
$LD^+$		00	10	I		DR	1		L		РС	r Coffs	et9		II	
		10	10 1	I		DR	ι		1	1	PC	offs	i et9	I I	11  11	
$LDR^+$		01	10	r		DR	1	E	Base	R		I	offs	set6		
$LEA^+$		11 1	10	1			T		I		PC	l Coffs	et9	!   ·	r 1	
NOT		່ 10	1 101	I			r		SR	L		I	111 111	111 1	 	
RET		' 11	00	1		000	1   		111	1		I	000	000	· · · · ·	
RTI		10	T 000	I		1 	Г 1	l	000	0000	000	000	r I	I		
ST		00	1 )11	1		SR			1	1	PC	i Coffs	set9	I		
STI		10 1	1 )11 1	T .		SR			l	I	PC	l Coffs	set9	1	 	
STR		01	1 11	I		SR	1	E	ı Base	R I		1	offs	set6	I	
TRAP		11	11	r		00	000	т		I .	r 1	trap	vect8	1 3 1	I	
reserved		11	01	1		,	T	,	т I	ı	1	1	1	T		

Figure A.2 Format of the entire LC-3 instruction set. Note: + indicates instructions that modify condition codes

ASCII			AS	SCII		AS	SCII		ASCII		
Character	Dec	Hex	Character	Dec	Hex	Character	Dec	Hex	Character	Dec	Hex
nul	0	00	sp	32	20	@	64	40	1	96	60
soh	1	01	1	33	21	A	65	41	a	97	61
stx	2	02	в	34	22	В	66	42	b	98	62
etx	3	03	#	35	23	C	67	43	с	99	63
eot	4	04	\$ .	36	24	D	68	44	d	100	64
enq	5	05	8	37	25	E	69	45	е	101	65
ack	6	06	δe	38	26	E.	70	. 46	f	102	66
bel	7	07	1	39	27	G.	71	47	g	103	67
bs	8	08	(	40	28	H·	72	48	h	104	68
ht	9	09	).	41	29	I.	73	49	i	105	69
lf	10	0A	*	42	2A	J	74	4A	t	106	6A
vt	11	0B	+	43	2B	K	75	4B	k	107	6B
ff	12	0C	i	44	2Ċ	L	76	4C	1	108	6C
cr	13	0 D		45	2 D	М	77	4D	m	109	6D
so	14	0 E	-	46	2 E	N	78	4E	n	110	6E
si	15	0F	1.	47	2F	0	79	4F	0	111	6F
dle	16	10	0	48	30	P	80	50	р	112	70
dcl	17	11	1	49	31	Q	81	51	q	113	71
dc2	18	12	2	50	32	R	82	52	r	114	72
dc3	19	13	3	51	33	S	83	53	s	1 <b>1</b> 5	73
dc4	20	14	4	52	34	Т	84	54	ť	116	74
nak	21	15	5	53	35	υ	85	55	u	117	75
syn	22	16	6	54	36	v	86	56	v	118	76
etb	23	17	7	55	37	W	87	57	W	119	77
can	24	18	8	56	38	х	88	58	x	120	78
em	25	19	9	57	39	Y	89	59	У	121	79
sub	26	1A	:	58	3A	Z	90	5A	z	122	7A
esc	27	1B -	;	59	3B	[	91	5B	. {	123	7B
fs	28	10	<	60	3C	1	92	5C		124	7C
gs	29	1D	= .	61	3D	]	93	5D	}	125	7 D
rs	30	1E	>	62	3E	^	94	5 E	~	126	7E
us	31	1F	?	63	3F	_	95	5F	del	127	7F

## The Standard ASCII Table

.

Table A.2	Trap Service R	outines
Trap Vector	Assembler Name	Description
x20	GETC	Read a single character from the keyboard. The character is not echoed onto the console. Its ASCII code is copied into R0. The high eight bits of R0 are cleared.
x21	OUT	Write a character in R0[7:0] to the console display.
x22	PUTS	Write a string of ASCII characters to the console display. The characters are contained in consecutive memory locations, one character per memory location, starting with the address specified in R0. Writing terminates with the occurrence of x0000 in a memory location.
x23	IN	Print a prompt on the screen and read a single character from the keyboard. The character is echoed onto the console monitor, and its ASCII code is copied into R0. The high eight bits of R0 are cleared.
x24	PUTSP	Write a string of ASCII characters to the console. The characters are contained in consecutive memory locations, two characters per memory location, starting with the address specified in R0. The ASCII code contained in bits [7:0] of a memory location is written to the console first. Then the ASCII code contained in bits [15:8] of that memory location is written to the console. (A character string consisting of an odd number of characters to be written will have x00 in bits [15:8] of the memory location containing the last character to be written.) Writing terminates with the occurrence of x0000 in a memory location.
x25	HALT	Halt execution and print a message on the console.

Table A.3 Device Register Assignments								
Address	I/O Register Name	I/O Register Function						
xFE00	Keyboard status register	Also known as KBSR. The ready bit (bit [15]) indicates if the keyboard has received a new character.						
xFE02	Keyboard data register	Also known as KBDR. Bits [7:0] contain the last character typed on the keyboard.						
xFE04	Display status register	Also known as DSR. The ready bit (bit [15]) indicates if the display device is ready to receive another character to print on the screen.						
xFE06	<ul> <li>Display data register</li> </ul>	Also known as DDR. A character written in the low byte of this register will be displayed on the screen.						
xFFFE	Machine control register	Also known as MCR. Bit [15] is the clock enable bit. When cleared, instruction processing stops.						