Department of Electrical and Computer Engineering The University of Texas at Austin

EE 306, Fall 2019 Yale Patt, Instructor TAs: Sabee Grewal, Arjun Ramesh, Joseph Ryan, Chirag Sakhuja, Meiling Tang, Grace Zhuang Exam 1, October 16, 2019

Name:

Problem 1 (25 points):_____

Problem 2 (15 points):_____

Problem 3 (15 points):_____

Problem 4 (20 points):_____

Problem 5 (25 points):_____

Total (100 points):_____

Note: Please be sure that your answers to all questions (and all supporting work that is required) are contained in the space provided.

Note: Please be sure your name is recorded on each sheet of the exam.

I will not cheat on this exam.

Signature

GOOD LUCK!

Name:__

Problem 1. (25 points):

Part a. (5 points): How many of the 15 LC-3 instructions load the MAR during its instruction cycle?



Part b. (5 points): Write the decimal value 23 in the following representations:



Part c. (5 points): A computer's ALU operates on X-bit operands. When used to add a positive integer Y to the value +21, the ALU output is -20. What is the minimum number of bits (i.e. X) used to specify each operand that will produce this result? What must Y be to produce this result?



Part d. (5 points): Many ISAs have a conditional load instruction (LDC), which loads a value from memory into a register based on the condition codes. We could add that instruction to the LC-3 ISA using the unused opcode. Further we could use the BEN bit (BEN = (IR[11] AND N) OR (IR[10] AND Z) OR (IR[9] AND P)) the same way we use BEN to determine whether to take the conditional branch. The LDC instruction has three operands: DR, PC offset, and the nzp bits.

If a program contained an LDC instruction in memory location x4000, what is the largest memory address that can provide the value to be loaded into DR?

Largest memory address:

Part e. (5 points): Construct the truth table for the function OUT produced by the transistor circuit shown.



А	В	C	OUT
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

Problem 2. (15 points):

Part a. (5 points): In class we implemented latches with two NAND gates. We can also do it with two NOR gates, as shown below.



For what values of X and Y will the latch be in its 'quiescent state' (i.e. the latch will retain whatever value was previously stored in it)?

Y:





What must be done to X and Y in order to store a 1 in the latch?



What must be done to X and Y in order to store a 0 in the latch?



Y:

Part b. (10 points): Below is the gated D latch we discussed in class.



As you can see, this gated D latch is implemented using only NAND and NOT gates. The inputs are D and WE, and the output is Q.

Your job: Implement a gated D latch, with the same functionality as the gated D latch shown above, using only NOR and NOT gates. Part of it has been completed for you.



Problem 3. (15 points):

We want to design a synchronous finite state machine with a single input and a single output. The output is 1 if the most recent three inputs are the same.

Recall, outputs are determined solely by the state. Since the state is latched at the end of the clock cycle, the output due to the input in clock cycle n will be present in clock cycle n + 1.

Here is an example sequence of inputs and the outputs the sequence causes:

Cycle	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
Input	1	0	1	1	1	1	1	0	1	0	0	1	0	0	0	1	1	_
Output	0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	1	0	0

Your job: Complete the synchronous finite state machine. That is, show the output (0 or 1) for every state, and show the input (0 or 1) that takes the machine from its current state to its next state.

We have provided twelve states. You will not need all of them. Use what you need. We have also provided the initial state, shown in bold, where the sequence begins.



Problem 4. (20 points):

Address	Value
x3000	0101 000 000 1
x3001	
x3002	0001 000 000 1 11111
x3003	
x3004	1111 0000 0010 0101

The incomplete program shown below starts executing at location x3000.

During the execution of the program, each time an instruction sets condition codes we record the values of those condition codes in the table below. That is, the first row shows the condition codes set by the first instruction in the program that sets condition codes (i.e., the instruction in location x3000). The second row shows the condition codes set by the second instruction in the program that sets condition codes, and so on. If an instruction does not set condition codes, nothing is recorded. The table records the condition codes set by all instructions up to the point just before the instruction in memory location x3004 executes.

Ν	Ζ	P
0	1	0
0	0	1
0	0	1
0	0	1
0	0	1
0	0	1
0	1	0
1	0	0

Your job: Complete the program by filling in the blanks so that the resulting program produces the condition codes shown in the table.

Problem 5. (25 points):

The *Hamming distance* of two bit vectors of equal length is the number of bits in which the two bit vectors differ. For example, the Hamming distance of 0110 and 0111 is 1 because they differ in only one bit (the right most bit). The Hamming distance of 11110000 and 10010010 is 3.

We decided to write a program that computes the Hamming distance of two bit vectors. To make life easier for us, we decided to use our unused LC-3 opcode 1101 to form the exclusive-OR (XOR) of two bit vectors. The format of this instruction is shown below.



That is, bit n of DR is 1 if bit n of SR1 and bit n of SR2 are not the same.

The program uses the contents of memory locations x3100 and x3101 as the two 16-bit bit vectors, computes their Hamming distance, and stores that Hamming distance in memory location x3055. You will note that the program we wrote is incomplete.

Your job: Complete the program by filling in the blanks in the instructions so that the resulting program correctly computes the Hamming distance of the two bit vectors and stores the result in memory location x3055.

Address	Value	Comments
x3000		; R2 \leftarrow M[x3100]
x3001		; R3 \leftarrow M[x3101]
x3002	1101 000	; XOR
x3003	0101 000 000 1 00000	$; R0 \leftarrow 0$
x3004	0101 001 001 1 00000	$; R1 \leftarrow 0$
x3005		
x3006	0001 100 100 1 00000	; R4 \leftarrow R4 + 0
x3007	0000 011 000000001	; Branch to x3009 if Z or P is set
x3008		
x3009	0001 100 100 000 100	; R4 \leftarrow R4 + R4
x300A	0001 001 001 1 11111	; R1 \leftarrow R1 - 1
x300B		
x300C		
x300D	1111 0000 0010 0101	; HALT



Figure C.2 A state machine for the LC-3.

appendix C The Microarchitecture of the LC-3





704

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADD+		00	01			DR			SR1	 	0	0	0		SR2	
ADD+		00	01			DR			SR1		1		i	mm!	5	
AND ⁺		01	01			DR			SR1		0	0	0		SR2	
AND^+		01	01			DR			SR1		1		i	mm!	5	
BR		00	00		n	z	р		1		PC	offs	et9			
JMP		11	00		()	В	ase	R		C	00	000)	
JSR		01	00		1				I	PC	offs	et1	1	1		
JSRR		01	00		0	0	0	В	ase	R		C	00	000)	
LD^+		00	10			DR			1		PC	Coffs	set) 9		
LDI+		10	10			DR			1		PC	Coffs	set) 9		
LDR+		01	10			DR		В	ase	R			off	sete	5	
LEA		11	10			DR			1		PC	Coffs	set) 9 1		
NOT ⁺		10	01			DR			SR			1	11	11 [,]		
RET		11	00		(000			' 111 '			C	00	000)	
RTI		10	00			1		(, 000	00	000	000	00	1		
ST		00	11			SR				1	PC	offs	et9	I		
STI		10	11			SR			1		PC	offs	et9	1		
STR		01	11			SR		В	ase	R			offs	et6		
TRAP		11	11			00	00				tr	apv	/ect	:8		
reserved		11	01						I							

Figure A.2 Format of the entire LC-3 instruction set. *Note:* + indicates instructions that modify condition codes

656

Oct Dec Hex Char Oct Hex Char Oct Hex Char Oct Hex Dec Dec Dec Char NUL SPACE SOH ! А а STX . в ъ ETX ŧ С с $\mathbf{4}$ EOT Ş D d ENQ Е e ACK F f £ BEL G g BS (н h HT i Ι) 0A LF 2A w 4AJ 6A j VT2B 0B + 4Bк 6B k. 0C FF 2C 4C 6C г , 0D CR2D 4D6D _ м m SO 0E 2E 4E6E . л 0F SI 2F 4F 6F DLE Ρ ъ DC1 Q q DC2 R \mathbf{r} DC3 s s DC4 т t NAK υ u SYN v v ETB W W CAN х х EМ Y V 7A 1ASUB 3A 5A z : \mathbf{Z} 1B ESC 3B 5B 7B [÷ Ł 1C FS 3C 5C 7C < ١. 1D GS 3D 5D 7D -} 1E RS 3E > 5E 7E

1F

US

3F

?

5F

7F

DEL

Table 2.2 ASCII character set