
January 24,25: First Discussion Session. Bookkeeping, overview, expectations, PL0, Intro/Focus.

Programming Lab 0 is due, Sunday night, January 27, 11:59pm. (The program itself will be empty. The purpose of the assignment is to make sure we are on the same page re: using the system.)

January 28: Lecture 2: Intro/Focus, continued. Intro to Instruction Set Architecture, with examples taken from many diverse ISAs. ISA tradeoffs. Detailed discussion of LC-3b, with Assembly language constructs. The Assembler, how it works. PL1.

January 30: Lecture 3: Microarchitecture, LC-3b data path, state machine, microsequencer, two-level microprogramming, Wilkes' Diode Matrix, Choice of ASICS, FPGAS, EMT instruction for enhanced performance instruction.

January 31,February 1: Discussion Session. ISA, microarchitecture, PL1.

Problem set 1 due before class, February 4. (Emphasis: ISA, uarch of the LC-3b, the Assembly Process.)

February 4: Lecture 4: Microarchitecture, continued.

February 6: Lecture 5: Performance Enhancements to the Microarchitecture: Pipelining, Branch Prediction (The HEP.)

February 7,8: Discussion session: Microarchitecture, Pipelining, Branch Prediction, PL1.

Programming Lab 1 is due, Sunday night, February 10, 11:59pm. (Write a program in LC-3b Assembly Language. Write an Assembler. Assemble the program you have written.)

February 11: Lecture 6: Microarchitecture Performance Enhancements (continued.)

February 13: Lecture 7: Out-of-order execution (Tomasulo and its tragic flaw.) Correction of the flaw (the reorder buffer) and its wholesale adoption!

February 14,15: Discussion session: Tomasulo, Other speedups, PL2.

Programming Lab 2 is due, Sunday night, February 17, 11:59pm. (Write a program in C that simulates at the instruction cycle level the baseline LC-3b ISA. Test your simulator with the output of the assembler for the application program written in Programming Lab 1.)
February 18: Lecture 8: Physical memory, unaligned access, interleaving, SRAM, DRAM.

February 20: Lecture 9: Physical Memory (continued.)


Problem set 2 due before class, February 25. (Emphasis: uarch of the LC-3b, the Assembly Process, Pipelining Branch Prediction, Tomasulo, Physical memory.)

February 25: Lecture 10: Review or catch up!

February 27: Lecture 11: Exam 1.

February 28, March 1: Discussion Session. PL3, Discuss the exam.

March 4: Lecture 12: Virtual memory, page tables, TLB, VAX model, IA32 model, contrast with segmentation.

March 6: Lecture 13: Virtual memory, continued.

March 7,8: Virtual Memory, PL3.

Programming Lab 3 is due, Sunday night March 10, 11:59pm. (Finish the clock-cycle level Simulator for the LC-3b. Test it on the application program written in Programming Lab 1.)

March 11: Lecture 14: Cache Memory.

March 13: Lecture 15: Cache Memory, continued.

March 14,15: Discussion session: Cache Memory.

March 18-24: No class, Spring break.

March 25: Lecture 16: The notion of Process, the unit of work managed by the Operating System, and its implications on Interrupts and Exceptions and Virtual memory.

March 27: Lecture 17: Input/Output.

March 28,29: Discussion session: PL4, I/O.

Problem set 3 due before class, April 1. (Emphasis: Virtual Memory, Cache Memory.)

April 1: Lecture 18: Input/Output, continued.

April 3: Lecture 19: Integer Arithmetic.


Programming Lab 4 is due, Sunday night April 7, 11:59pm. (Interrupts/Exceptions)

April 8: Lecture 20: Floating point arithmetic and the IEEE Standard.
Note: April 8 is the last day to Q-drop without aggravation.

Problem set 4 due before class, April 10. (Emphasis: Process, I/O, Arithmetic)

April 10: Lecture 21: Review or catch up.

April 11,12: Discussion session: Floating point, Prepare for second midterm.

April 15: Lecture 22: Exam 2.

April 17: Lecture 23: Single-thread parallelism (SIMD, VLIW, Vectors, DAE, HPS, Data Flow.)

April 18,19: Discussion session. Single thread parallelism, PL5, Go over exam.


April 24: Lecture 25: Intro to Multiprocessing, Amdahl’s Law, Speed-up, efficiency, Interconnection networks.

April 25,26: Discussion Session. Single-thread parallelism, Multiprocessors, PL5.

Programming Lab 5 is due, Sunday night April 28, 11:59pm. (Virtual memory)

April 29: Lecture 26: Cache Coherency, Sequential Consistency.

May 1: Lecture 27: Pot Pourri – Measurement methodology, GPUs, Spatial computing, etc.

May 2,3: Discussion session. PL6, cache coherence, memory consistency.

Problem set 5 due before class, May 6. (Single-thread parallelism, Multiprocessor issues)


May 8: Lecture 29: Last class, free for all!

May 9,10: Discussion session: PL6, Review of the course, Prepare for Final Exam,

Programming Lab 6 is due, Friday afternoon, May 10, 5pm. (Pipelining)

Final exam: Probably Friday, May 17, 7-10pm.

Please note: The Registrar has the right to change the dates of the final exams. Please keep checking the Registrar’s web site and our announcements to be sure when/where the final exam will be given.