Department of Electrical and Computer Engineering The University of Texas at Austin

EE 460N Fall 2018 Y. N. Patt, Instructor Chirag Sakhuja, John MacKay, Aniket Deshmukh, Mohammad Behnia, TAs Final Exam December 14, 2018

Name: Solution

Part A	Part B
Problem 1 (10 points):	Problem 6 (20 points):
Problem 2 (10 points):	Problem 7 (20 points):
Problem 3 (10 points):	Problem 8 (20 points):
Problem 4 (10 points):	Problem 9 (20 points):
Problem 5 (10 points):	
Part A Total (50 points):	Part B Total (80 points):

Total (130 points):_____


Note: Please be sure that your answers to all questions (and all supporting work that is required) are contained in the space provided.

Note: Please be sure your name is recorded on each sheet of the exam.

Please read the following sentence, and if you agree, sign where requested: I have not given nor received any unauthorized help on this exam.

Signature:

Problem 1 (10 points): An LC-3b system, with a 16-bit address space, has a 16 KB physically indexed, physically tagged cache. The cache is 4 way set associative, write-back, and uses a victim/next-victim replacement policy. A cache line is 64 B.



Problem 2 (10 points): A given program takes time T to run on a processor. To improve performance, you consider using a newer processor that provides a **2x speedup** over the older one. You also have the option of using any number of older processors to create a multi-core system. After analyzing the program, you find that **50%** of the program can be parallelized.

Part a (5 points): Which option performs better? Explain.

The new processor because you would need an infinite number of old processors to achieve the same speedup

To further improve performance you decide to construct a system consisting of the new processor and four older processors together. Due to energy constraints, either only the new processor or the four-core system can run at any given time.

Part b (5 points): What is the best speedup over the original execution time (T), given this configuration?



- 0.5T (the serial part) can be reduced to 0.25T on the new processor
- 0.5T (the parallel part) can be reduced to 0.125T on the 4 old processors

New time is 0.375T, so speedup is $\frac{1}{0.375} = \frac{8}{3}$

Problem 3 (10 points): For the LC-3b, an in-order pipeline was designed consisting of 5 stages: Fetch, Decode, Address Generation/Execute, Memory and Writeback. Each stage takes one cycle. Assume registers and condition codes are read in the Address Generation/Execute stage. Consider two different schemes:

- 1. No branch prediction or data forwarding. For a branch instruction, Fetch of the instruction following the branch occurs in the same cycle as when the branch reaches Writeback.
- 2. Perfect branch prediction, no data forwarding. Fetch of the next instruction following the branch occurs in the next cycle after the branch instruction is fetched.

The function FOO is executed on this processor.

FOO AND R0, R0, #0 ADD R0, R0, #-1 BRZ SKIP ADD R6, R6, #1 SKIP ADD R6, R6, #-1 RET

The table below contains the instructions in FOO and the cycle in which each reaches the Writeback stage for the two schemes.

Your task: Fill in the missing entries.

Instruction	Scheme 1	Scheme 2
AND R0, R0, #0	5	5
ADD R0, R0, #-1	8	8
BRZ SKIP	11)
ADD R6, R6, #1	15	12
ADD R6, R6, #-1	18	15
RET	19	16

We have provided on the next page four copies of a timing diagram that you can use for scratch work. Use as much or as little of it as you need.



W/o branch prediction

Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
AND R0, R0, #0	F	D	A	М	W															
ADD R0, R0, #-1		F	\mathcal{P}	A	A	A	Μ	W												
BRZ SKIP			F	D	D	D	A	A	A	Μ	W									
ADD R6, R6, #1				F	F	F	F	F	F	F	F	Ρ	A	Μ	W					
ADD R6, R6, #-1												F	D	Α	A	A	Μ	W		
RET													F	P	D	P	A	Μ	\checkmark	

w/ branch prediction

 1 10																					
Instruct	ion	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
AND R0, I	R0, #0	F	\mathcal{P}	4	Μ	V															
ADD R0, F	R0, #-1		F	P	A	A	A	М	v												
BRZ SF	KIP			F	P	Þ	D	A	A	A	Μ	W									
ADD R6, I	R6, #1				F	٢	F	P	D	P	A	Μ	W								
ADD R6, F	R 6, #-1							F	F	F	\mathcal{P}	A	A	A	M	W					
RET											P	D	P	Ρ	A	Μ	8				

Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
AND R0, R0, #0																				
ADD R0, R0, #-1																				
BRZ SKIP																				
ADD R6, R6, #1																				
ADD R6, R6, #-1																				
RET																				

Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
AND R0, R0, #0																				
ADD R0, R0, #-1																				
BRZ SKIP																				
ADD R6, R6, #1																				
ADD R6, R6, #-1																				
RET																				

Problem 4 (10 points): Consider an N-bit IEEE-style floating point representation. The BIAS is determined in exactly the same way as it is for 32-bit and 64-bit IEEE representations. For our N-bit representation, we are able to represent the value $12\frac{1}{8}$ exactly, but we cannot represent the value $34\frac{1}{4}$ exactly. The smallest positive normalized value we can represent is 2^{-62} .

Of our N bits, how many are fraction bits?

	Number of Fraction Bits:	6
Of our N bits, how many are exponents bits?		
	Number of Exponent Bits:	7
What is N?		
	N:	14
What is the bias?	sign bit [
	Bias:	63

$$12 = 1100.001 = 1.100001 \times 2^{3}$$

34 = 100010.01 = 1.0001001 \times 2^{5}

& Must be 6 fraction bits

Minimum normalized exponent = 1 - BIAS

$$-62 = 1 - BIAS$$

A $63 = BIAS$

In IEEE style floating point, an exponent field of 0111...1 represents the actual exponent O (i.e. the bias is in the middle) 63 => 011111

Problem 5 (10 points): Recall my handout on virtual addressing, showing the VAX process but reducing the sizes of everything to make the example less tedious. For example: VA is 9 bits, as follows:

8	7	6		4	3		0
Reg	gion		VPN			Offset	

Physical memory is 256 bytes.

Page table entries are 8 bits each and are broken down as follows.

_	7	6		4	3			0
	V	0	0	0		PF	ĪN	

The following snippets of physical memory are known.


Addr	Data	Ad	dr Data
0x10	0x0F	0x.	30 0x80
0x11	0x88	0x.	31 0x89
0x12	0x83	0x.	32 0x88
0x13	0x89	0x.	33 0x8A
Addr	Data	Ad	dr Data
	Data	110	ui Data
			 F0 0x03
 0x90	 0x0F	0x	
 0x90 0x91	 0x0F 0x88	0x 0x	

The instruction LOADBYTE R12, A is executed, where the virtual address A is 0x032.

After the instruction is fetched and decoded, three physical memory accesses are necessary to obtain the byte to be loaded into R12. Fill in the physical addresses and data that are accessed.

The POBR and SBR are 0x120 and 0xF0, respectively.

Addr Data see next page for work Access 1 \cap X 0 Access 2 3 Access 3 8 0 0x 3



Problem 6 (20 points): This problem is similar to the Tomasulo question from Exam 1, with some key differences. Consider an out-of-order processor which executes its instructions based on the Tomasulo algorithm *with in-order retirement*. The ISA specifies 8 registers, R0 to R7. The execute stage of the pipeline contains one pipelined adder and one pipelined multiplier. Fetch and Decode take one cycle each. The ADD instruction takes additional 4 cycles to execute; the MUL instruction takes additional 5 cycles to execute. At the end of the last cycle of execution, each instruction will store its result into any reservation stations waiting for it and its ROB (Reorder Buffer) entry. Both ADD and MUL need one additional cycle to retire. Only a single instruction can retire at a time.

The adder and multiplier each have 2-entry reservation stations. The reservation stations and the ROB are initially empty and are filled from top to bottom. Each instruction remains in the reservation station until the end of the cycle in which it writes its result to its ROB entry.

In this example, the computer will execute a program fragment consisting of five instructions.

	Opcode	DR	SR1	SR2
I1	APD	Ry	R2	R3
I2	MUC	R3	RI	RЧ
I3	MUL	RI	Rø	RI
I4	ADD	R3	R3	R3
I5	APD	RY	RO	R4

Part a (10 points): Determine the five instructions in the program fragment.

Just need to look at values in RF and ROB to reconstruct this

To help you we have included the state of the register file before the first instruction is fetched, and after all five instructions have retired (the bolded values indicate the values that changed). We have also included a snapshot of the ROB (Reorder Buffer) at the beginning of cycle X.

Note that each ROB entry contains 3 bits of state information. The Valid (V) bit indicates if the entry is in use, i.e. V=0 indicates an empty slot in the Reorder Buffer. The Executed bit indicates that the entry corresponds to an instruction that has successfully executed. The Retirement bit indicates that the executed instruction has retired.

	V	Tag	Value
R 0	1	-	4
R 1	1	-	11
R2	1	-	-6
R3	1	-	3
R4	1	-	205
R5	1	-	49
R6	1	-	12
R7	1	-	25

	V	Tag	Value
R0	1	-	4
R1	1	-	44
R2	1	-	-6
R3	1	-	-66
R4	1	-	1
R5	1	-	49
R6	1	I	12
R7	1	-	25


V	Executed	Retired	DR	Value
0	1	1	R4	-3
0	1	1	R3	-33
1	1	0	R1	44
1	0	0	R3	-
1	1	0	R4	1
0	0	0	-	-

Register File Before Cycle 1

Register File After Execution

ROB at the beginning of cycle X

Part b (3 points): What is the value of X?




PROBLEM CONTINUES ON NEXT PAGE




Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
I1	F	D	E	E	E	E	W													
I2		F	D	-	-	-	Ę	E	F	E	F	w								
I3			F	P	E	F	E	E	F	-)	-	W							
I4				F	D	-	-	-	-	-	1	E	E	ŧ	म	W				
15					F	D	E	E	E	Ē	1		-	_	—	_	W			

We have included a timing diagram template for your scratch work. Use as much of it as you deem useful.

Part c (7 points): Complete the values of the reservation stations, ROB, and register file after cycle 5.





	V	Tag	Value
R0	ł	1	4
R1	0	6	-
R2	t	1	-6
R3	0	B	-
R4	0	8	1
R5	ł)	49
R6	1)	12
R7	1)	25


V	Executed	Retired	DR	Value
1	D	6	RU	١
1	0	6	R3	1
1	D	D	RI	ł
1	0	6	R3	1
0	_	-	-	
0		-		

Problem 7 (20 points): The unused opcode '1011' in the LC-3b ISA is used for a new instruction. The new instruction has the following format.

15	12	11	9	8	6	5	4			0
101	1	0	00	5	R	0		le	n5	


The state machine for the new instruction is shown below.

Your job: Augment the LC-3b data path and microsequencer shown on the next two pages to add the new instruction to the LC-3b ISA, and describe what the new instruction does.





Part a, The data path (9 points): We have provided registers for A, B, and TEMP, as well as GateTEMP tri-state buffer, a left-shift-by-1 unit, and a subtractor. We also provide inputs from the bus and ZEXT IR[4:0] to the large box shown. Your job is to implement the changes needed to support the new instruction by adding the necessary logic to the box and connecting the necessary structures to the LC-3b datapath. *You may only add two 4:1 muxes, wires, and constant values.* You may not add additional inputs or outputs to the box.

Note: ALUK is a 3-bit code in order to provide the ALU with the ability to subtract. This is needed in state 38.



Part b, The microsequencer (3 points): To make this work, we need to add to the microsequencer a COND2 control signal and an input X. Fill in the box labeled X.







Problem 8 (20 points): A byte addressable processor with a 32-bit wide data bus executes the following function.

```
int check_palindrome (int * input) {
    int flag = 0;
    for(int i = 0; i < 16; i++) {
        if(input[i] != input[31-i]) flag = -1;
    }
    return flag;
}</pre>
```

This function determines whether an array of 32 integers is a palindrome. Integers are 32 bits. You may assume local variables are stored in registers and only array accesses go to memory. The array begins at address x8000.

Suppose we have an 8-way interleaved DRAM memory, with the following address scheme:

15 1	1,10	۲+1 _۱ ۱	Y X+1	X	0
Row	Col	umn	Bank	BoB	

- A row access takes 6 cycles, and subsequent column accesses take 1 cycle.
- Memory address and data buses are independent.
- Memory requests arrive at the memory controller 1 per cycle.
- Memory requests must be issued in order.
- If a request comes to a busy bank, it (and future requests) must wait until the bank is free. 2 bits for 32-bit BoB bits for bank

Part a (2 points): Fill in the values for X and Y.


Part b (12 points): To execute this function, 32 memory locations must be accessed. What is the total number of clock cycles that these 32 memory accesses take?

38

Part c (6 points): Will moving to a 16-way interleaved memory system improve performance? Explain.

No because all accesses are still interleaved at some point and take I cycle each

0 x 8000	10000	0000000	00 00
0x 807C	0000	000011	(11 00
0x 8004	10000	000000	00100
6708 x0	10000	000011	((0 00
0X 8008	(0000)	000000	010 00
0 x 80 74	10000	000011	(0(00
0x 80 0 C	[000]	00000	01100
0×8070	10000	000011	00 00
0×8010	(000 °	00000	100 00




Blue line counts the number of total cycles

change, the remaining accesses all hit in the Nu bleffers once each bank has opened it

7+7+24 = 38

remaining accesses after all banks are open

Problem 9 (20 points): The asynchronous bus discussed in class has two controllers relevant to this question, a cache controller and a memory controller. The bus can transfer one byte at a time.



Your job is to implement the state machine for a cache controller so it can load a cache line from memory in one bus cycle. A cache line consists of eight bytes.

The cache controller gets the following inputs from the cache:

- **REQ:** a request from the cache to get a cache line from memory
- **BYTE_A:** address of the next byte to be accessed (initially the address of the first byte in the cache line; updated in the cache and latched by the cache controller)
- CACHE_I: a control signal from the cache to the cache controller
- DONE: 1 if all of the bytes have been transferred; 0 if more bytes still need to be transferred

The cache controller has the following outputs to the cache:

- **BYTE_D:** byte of data
- CACHE_O: a control signal from the cache controller to the cache

The cache controller gets the following inputs from the bus:


- **BBSY_I:** 1 if the bus is busy; 0 if it is free
- SSYN: a control signal from the slave to the master
- **DATA:** the byte on the bus (produced by the memory controller and latched by the cache controller)

The cache controller has the following outputs to the bus:

- **BBSY_O:** 1 if the bus is busy; 0 if it is free
- MSYN: a control signal from the master to the slave
- ADDR: the address to access on the bus

PROBLEM CONTINUES ON NEXT PAGE

Part a (10 points): Complete the following asynchronous timing diagram by showing all the signals that are transmitted. Note that we have labeled the states A, B, C, and D of the cache controller at various points in time. Those states correspond to the states in the state machine on the next page.



Part b (10 points): Complete the state machine for the cache controller by filling in the bolded boxes showing how it loads a cache line from memory in one bus cycle.

