Department of Electrical and Computer Engineering
The University of Texas at Austin

EE 306, Fall 2021
Yale Patt, Instructor
TAs: Sabee Grewal, Ali Fakhrzadehgan, Ying-Wei Wu, Michael Chen, Jason Math, Adeel Rehman Final Exam, December 10, 2021

Name: Student

I would like to enroll in Professor McDermott's freshman design course in Spring 2022. Circle one: Yes No I would like to enroll in $319 \mathrm{~K} / 312 \mathrm{H}$ in Spring, 2022. Circle one: Yes No

## Part A:

Problem 1 (10 points): 10
Problem 2 (10 points):_10
Problem 3 (10 points): 10
Problem 4 (10 points): lo
Problem 5 (10 points): 10
Part A (50 points): 50

## Part B:

Problem 6 (20 points): $\qquad$
Problem 7 (20 points): 20
Problem 8 (20 points): 20
Problem 9 (20 points): 20
Parb B (80 points): 80

Total (130 points): 130

Note: Please be sure that your answers to all questions (and all supporting work that is required) are contained in the space provided.

Note: Please be sure your name is recorded on each sheet of the exam.

## I will not cheat on this exam.

## Signature

Name: $\qquad$

Problem 1. (10 points):
Part a. ( 2 points): The instructions in an ISA all have 8 bit opcodes. How many instructions can be specified in this ISA?


Part b. (2 points): An Aggie decided to debug their program by replacing each occurrence of the instruction LD R0, A with the two instruction sequence

$$
\begin{aligned}
& \text { AND R0, R0, \#0 } \\
& \text { LD RO, A }
\end{aligned}
$$

How likely will this fix the problem so the program runs successfully? Explain in 10 words or fewer.


Part c. (6 points): An assemble time error occurs when the assembler fails to generate machine code (0s and 1s). A runtime error occurs during the actual execution of the program (e.g., an ACV or illegal opcode exception).

Your Job: In the following programs, if an error is present, identify whether it is an assemble time or runtime error, and specify the line number of the instruction that causes the error. If there is no error in the program, check "No Error" and leave the line number blank. Since TRAP service routines are part of the operating system, we will assume today that they contain no errors.

```
1
2
3
```

I.ORIG x3000

```
I.ORIG x3000
LD RO, TEXT
LD RO, TEXT
OUT
OUT
HALT
HALT
TEXT .STRINGZ "UT ECE"
TEXT .STRINGZ "UT ECE"
    .END
    .END
    .ORIG x3000
AND R0, R0, #0
    .FILL xDDDD
    HALT
    .END
```

```Assemble Time Error
```

```Runtime Error
\# No Error
Line Number:
``` \(\qquad\)Assemble Time Error
\(\nsim\) Runtime ErrorNo Error
Line Number: \(\qquad\)

Name: \(\qquad\)

Problem 2. (10 points):
The following LC-3 assembly language program operates on an array containing N elements. The number of elements N is contained in memory location x3200, and the base address of the array is contained in memory location x3201.
```

    .ORIG x3000
    LDI R0, N
    BRz DONE
    LDI R1, ARRAY
    LOOP LDR R2, R1, \#0
BRzp SKIP
NOT R2, R2
ADD R2, R2, \#1
STR R2, R1, \#0
SKIP ADD R1, R1, \#1
ADD R0, R0, \#-1
BRp LOOP
DONE HALT
N .FILL x3200
ARRAY .FILL x3201
.END

```

What does this program do? Answer in 15 words or fewer.
\(\square\)

Name: \(\qquad\)
Problem 3. (10 points):
A logic circuit is shown below. The logic circuit has three inputs: A, B, and C.


PROBLEM CONTINUES ON NEXT PAGE

Name: \(\qquad\)

Part a. (5 points): Complete the truth table so that it reflects the behavior of the logic circuit.
\begin{tabular}{|c|c|c|c|}
\hline A & B & C & Z \\
\hline 0 & 0 & 0 & 1 \\
\hline 0 & 0 & 1 & 0 \\
\hline 0 & 1 & 0 & 0 \\
\hline 0 & 1 & 1 & 0 \\
\hline 1 & 0 & 0 & 1 \\
\hline 1 & 0 & 1 & 1 \\
\hline 1 & 1 & 0 & 0 \\
\hline 1 & 1 & 1 & 1 \\
\hline
\end{tabular}

Part b. (5 points): Implement the logic circuit using the PLA below.


Name: \(\qquad\)

Problem 4. (10 points):
In class, we learned that a pointer is simply a memory address. For example, we say "R1 is a pointer" when the 16 -bit value contained in R1 represents a memory address. We dereference a pointer when we load the contents of the memory address pointed to by a pointer. We've seen this multiple times in class. For example, with linked lists. Each node contained a pointer to the next node. We dereferenced the pointer when we wanted to move on to the next node.

Consider an array of pointers, each of which points to a different element of the array. Assume that this array always contains a single element that is the null pointer x0000. Also, assume that if you start at the first pointer in the array, you will always reach the null pointer x0000. An example is shown below.


Below is a program written in LC-3 assembly language that counts the number of pointers we need to dereference until we hit the null pointer, starting from the first pointer in the array. The LC-3 program assumes that the array starts at memory location x3200 and stores the answer in the memory location labelled RESULT. Given the example above, the LC-3 program would store a 5 in the memory location labelled RESULT. Note that some instructions are missing.

Your Job: Fill in the missing instructions.
\begin{tabular}{|c|c|}
\hline & . ORIG x3000 \\
\hline & AND R0, R0, \#0 \\
\hline & LDI R1, ARRAY \\
\hline LOOP & BRz DONE \\
\hline & ADD RO,RO, \# 1 \\
\hline & LDR R1, R1, \#0 \\
\hline & BRnzp LOOP \\
\hline DONE & ST R0, RESULT \\
\hline & HALT \\
\hline ARRAY & .FILL x 3200 \\
\hline RESULT & . BLKW \#1 \\
\hline & END \\
\hline
\end{tabular}

Name: \(\qquad\)

Problem 5. (10 points):
In this problem, we wish to design a finite state machine that detects whether or not the character string UTECE is present in a sequence of characters.

We will input the sequence of characters to the finite state machine, one character at a time. The finite state machine will output a 0 every cycle until it detects the sequence UTECE. If it never detects UTECE, it will never output a 1 . If the finite state machine detects the sequence UTECE, it will output a 1 every cycle thereafter.

Your Job: Complete the finite state machine. We have provided twelve states. Use as many as you need. For each state, you must show the transition for every possible input. Luckily, only a small number of inputs will produce meaningful transitions. The rest can be combined into an "Everything Else" input ("EE", for short). For example, from the initial state, the only relevant transition is if the input is " \(U\) " - all the other inputs can be combined into an "Everything Else" transition. Finally, we have identified the final state (the double-circle) if UTECE is detected.


Name: \(\qquad\)

Problem 6. (20 points):
A student filling in the control store signals needed for each state of the LC-3 made some mistakes with state 1 and state 5. The result is shown in the table below. Some control signals are correct, some are incorrect. Assume all control signals not shown are correct.
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline & LD.REG & LD.CC & LD.PC & GateALU & \multicolumn{2}{|c|}{ PCMUX } & \multicolumn{2}{|c|}{ ALUK } \\
\hline \hline State 1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 0 \\
\hline State 5 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\
\hline
\end{tabular}

Part a. (5 points): Fill in states 1 and 5, given the control signals specified in the above table.


From 32


\section*{PROBLEM CONTINUES ON NEXT PAGE}

Name: \(\qquad\)

Part b. (15 points): Assume the following program is loaded in the memory of an LC-3 machine with the control signals specified above and starts executing at x 3000 .
\begin{tabular}{|c|c|c|}
\hline & & .ORIG X3000 \\
\hline 0 & & LEA R0, NUM1 \\
\hline 1 & & LDR R0, R0, \#0 \\
\hline 2 & & ADD R0, R0, \#4 \\
\hline 3 & & ADD R0, R0, \#3 \\
\hline 4 & & ADD R0, R0, \#2 \\
\hline 5 & \multirow[t]{5}{*}{LOC} & ADD R0, R0, \#1 \\
\hline 6 & & AND R0, R0, \#0 \\
\hline 7 & & BRnp DONE \\
\hline 8 & & LD R0, NUM2 \\
\hline 9 & & BRp LOC \\
\hline A & DONE & HALT \\
\hline B & NUM1 & .FILL x3002 \\
\hline C & NUM2 & .FILL x3009 \\
\hline & & . END \\
\hline
\end{tabular}

Your Job: In the table below, identify the line number of each instruction executed, and write the contents of R0 at the end of execution of each instruction. Assume that R0 initially contains x0000. Use as many rows in the table as you need.
\begin{tabular}{|c|c|c|}
\hline & Line Number & Value in R0 \\
\hline \hline 1st Instruction & 0 & \(\times 300 \mathrm{~B}\) \\
\hline 2nd Instruction & 1 & \(\times 3002\) \\
\hline 3rd Instruction & 2 & \(\times 3006\) \\
\hline 4th Instruction & 6 & \(\times 0000\) \\
\hline 5th Instruction & 7 & \(\times 0000\) \\
\hline 6th Instruction & 10 & \(\times 0000\) \\
\hline 7th Instruction & & \\
\hline 8th Instruction & & \\
\hline 9th Instruction & & \\
\hline 10th Instruction & & \\
\hline
\end{tabular}

Name: \(\qquad\)

Problem 7. (20 points):
The subroutine SETN (shown on the next page) searches a 16-bit bit vector, starting with bit 0 , looking for the first occurrence of N consecutive 0 s , and sets those N bits to 1 . R0 contains the address of the bit vector, R 1 contains the number of bits N . The subroutine returns in R2 the bit number of the first bit that is set. If SETN completes this task successfully, it returns a 0 in R5. If SETN cannot find N consecutive 0 s , it fails, and returns a 1 in R5. In the case SETN fails, R2 contains garbage.

For example, if \(R 0=x 4000, M[x 4000]=0000110000110100\), and \(R 1=3\), \(S E T N\) will set \(M[x 4000]\) to 0000110111110100 , R2 to 6 , and R5 to 0 .

Four subroutines are provided to help you write SETN. (All of them may not be necessary.)

Subroutine One: INIT. INIT clears the bit vector pointed to by R0. For example, if \(\mathrm{R} 0=\mathrm{x} 4000\), \(\mathrm{M}[\mathrm{x} 4000]=\mathrm{xEB} 0 \mathrm{~A}, \mathrm{INIT}\) will set \(\mathrm{M}[\mathrm{x} 4000]\) to x 0000 .

Subroutine Two: SET. SET sets the bit specified by R1 in the bit vector pointed to by R0. For example, if \(R 0=x 4000, M[x 4000]=x 0000\), and \(R 1=4\), SET will set \(M[x 4000]\) to \(x 0010\).

Subroutine Three: CLEAR. CLEAR clears the bit specified by R1 in the bit vector pointed to by R0. For example, if \(R 0=x 4000, M[x 4000]=x 7 A 03\), and \(R 1=0\), CLEAR will set \(\mathrm{M}[x 4000]\) to x 7 A 02 .

Subroutine Four: EXAMINE EXAMINE sets R2 to the value ( 0 or 1 ) of the bit specified by R1 in the bit vector pointed to by R0. For example, if \(R 0=x 4000\), \(M[x 4000]=x 8000\), and \(R 1=15\), EXAMINE will set R2 to 1 .

Your Job: Fill in the missing instructions of the subroutine SETN shown on the next page.

\section*{PROBLEM CONTINUES ON NEXT PAGE}
\begin{tabular}{|c|c|}
\hline \multirow[t]{7}{*}{SETN} & AND R5, R5, \#0 \\
\hline & ST R3, SAVER3 \\
\hline & ST R4, SAVER4 \\
\hline & ST RT,LINKAGE \\
\hline & ST R1, N \\
\hline & AND R1, R1, \#0 \\
\hline & LD R3, N \\
\hline \multirow[t]{9}{*}{LOOP 1} & BRz FOUND \\
\hline & ADD R4, R1, \#-16 \\
\hline & BRz FAILURE \\
\hline & TSR EXAMINE \\
\hline & ADD Rl, RL, 1 \\
\hline & ADD R2, R2, \#0 \\
\hline & BRp RESET_N \\
\hline & ADD R3, R3, \#-1 \\
\hline & BR LOOP1 \\
\hline \multirow[t]{2}{*}{RESET_N} & LD R3, N \\
\hline & BR LOOP1 \\
\hline \multirow[t]{2}{*}{FOUND} & ADD R1, R1, \#-1 \\
\hline & LD R3, N \\
\hline \multirow[t]{5}{*}{LOOP 2} & BRz DONE \\
\hline & JSR SET \\
\hline & \(A D D\) Rl, RL, \#-1 \\
\hline & ADD R3, R3, \#-1 \\
\hline & BR LOOP2 \\
\hline FAILURE & ADD R5, R5, \#1 \\
\hline \multirow[t]{6}{*}{DONE} & ADD R2, R1, \#1 \\
\hline & LD R3, SAVER3 \\
\hline & LD R4, SAVER4 \\
\hline & LD R1, N \\
\hline & LD RT, LINMAGE \\
\hline & RET \\
\hline N & . BLKW \#1 \\
\hline LINKAGE & . BLKW \#1 \\
\hline SAVER3 & . BLKW \#1 \\
\hline SAVER 4 & . BLKW \#1 \\
\hline
\end{tabular}

Name:

Problem 8. (20 points):
We wish to use the unused opcode 1101 to add a MUL instruction to the LC-3 ISA. The format is shown below:


The instruction multiplies the non-negative integers (ie., integers that are greater than or equal to zero) that are in SR1 and SR2, puts the result in DR, and sets the condition codes (based on the value of the result). SR1, SR2, and DR are LC-3 general purpose registers. You should assume that DR is different from SR1 and SR2. To implement this instruction, we must also use a special purpose register called TEMP.

Part a. (10 points): Complete the state machine to implement MUL.


To 18

PROBLEM CONTINUES ON NEXT PAGE
* Also accepted:

* We did not penalize for modifying the sauce registers.

Name \(\qquad\)

Part b. (10 points): Complete the data path to implement MUL by adding the necessary structures and control signals in the spaces within the dotted lines.


Name: \(\qquad\)

Problem 9. (20 points):
A user program executing on an LC- 3 computer takes 283 clock cycles to execute. The table below identifies nine of the 283 clock cycles during the execution of the program. Your job is to identify which state the computer is in during each of the nine clock cycles and what the contents of the PC, PSR, MAR, and MDR are at the END of each of the nine clock cycles. Assume memory accesses take 5 clock cycles. Assume that user programs run at PL0. Note that a part of this problem is to figure out the starting address of the user program.

In case you forgot (or don't have it on your three extra sheets), \(\operatorname{PSR}[15]=0\) means privileged mode, and \(\operatorname{PSR}[15]=1\) means user mode. PSR[10:8] specify the priority level of the program. PSR[2:0] specify the condition codes.

For counting clock cycles, use the complete state machine (i.e., the one that includes the states that test for ACV exceptions).
\begin{tabular}{|c|c|c|l|l|l|}
\hline Cycle & State & PC & MAR & MDR & PSR \\
\hline \hline 1 & 18 & \(\times 3002\) & \(\times 3001\) & \(\times 0000\) & \(\times 8002\) \\
\hline 8 & 30 & \(\times 3002\) & \(\times 3001\) & \(\times 1 \mathrm{FE}\) & \(\times 8002\) \\
\hline 12 & 49 & \(\times 3003\) & \(\times 3002\) & \(\times 8002\) & \(\times 0302\) \\
\hline 33 & 55 & \(\times 1 \mathrm{~A} 30\) & \(\times 01 \mathrm{AB}\) & \(\times 1 \mathrm{~A} 30\) & \(\times 0302\) \\
\hline 41 & 30 & \(\times 1 \mathrm{~A} 31\) & \(\times 1 \mathrm{~A} 30\) & \(\times 103 \mathrm{~F}\) & \(\times 0302\) \\
\hline 51 & 30 & \(\times 1 \mathrm{~A} 32\) & \(\times 1 \mathrm{A31}\) & \(\times 8000\) & \(\times 0301\) \\
\hline 68 & 59 & \(\times 3002\) & \(\times 2 \mathrm{FFF}\) & \(\times 8002\) & \(\times 8002\) \\
\hline 76 & 30 & \(\times 3003\) & \(\times 3002\) & \(\times 6000\) & \(\times 8002\) \\
\hline 80 & 57 & \(\times 3003\) & \(\times 2\) FFF & \(\times 8002\) & \(\times 0002\) \\
\hline
\end{tabular}


Figure C. 2 A state machine for the LC-3.


Figure C. 3 The LC-3 data path.


Figure A. 2 Format of the entire LC-3 instruction set. Note: + indicates instructions that modify condition codes
the event that causes the program that is executing to stop. Interrupts are events that usually have nothing to do with the program that is executing. Exceptions are events that are the direct result of something going awry in the program that is executing. The LC-3 specifies three exceptions: a privilege mode violation, an illegal opcode, and an ACV exception. Figure C. 7 shows the state machine that carries these out. Figure C. 8 shows the data path, after adding the additional structures to Figure C. 3 that are needed to make interrupt and exception processing work.


Figure C. 7 LC-3 state machine showing interrupt control.

\section*{Table C. 1 Data Path Control Signals}
Signal Name Signal Values
\begin{tabular}{|c|c|c|}
\hline LD.MAR/1: & \multicolumn{2}{|l|}{NO, LOAD} \\
\hline LD.MDR/1: & NO, LOAD & \\
\hline LD.IR/1: & \multicolumn{2}{|l|}{NO, LOAD} \\
\hline LD.BEN/1: & \multicolumn{2}{|l|}{NO, LOAD} \\
\hline LD.REG/1: & \multicolumn{2}{|l|}{NO, LOAD} \\
\hline LD.CC/1: & \multicolumn{2}{|l|}{NO, LOAD} \\
\hline LD.PC/1: & \multicolumn{2}{|l|}{NO, LOAD} \\
\hline LD.Priv/1: & \multicolumn{2}{|l|}{NO, LOAD} \\
\hline LD.Priority/1: & \multicolumn{2}{|l|}{NO, LOAD} \\
\hline LD.SavedSSP/1: & \multicolumn{2}{|l|}{NO, LOAD} \\
\hline LD.SavedUSP/1: & \multicolumn{2}{|l|}{NO, LOAD} \\
\hline LD.ACV/1: & \multicolumn{2}{|l|}{NO, LOAD} \\
\hline LD.Vector/1: & \multicolumn{2}{|l|}{NO, LOAD} \\
\hline GatePC/1: & \multicolumn{2}{|l|}{NO, YES} \\
\hline GateMDR/1: & \multicolumn{2}{|l|}{NO, YES} \\
\hline GateALU/1: & \multicolumn{2}{|l|}{NO, YES} \\
\hline GateMARMUX/1: & \multicolumn{2}{|l|}{NO, YES} \\
\hline GateVector/1: & \multicolumn{2}{|l|}{NO, YES} \\
\hline GatePC-1/1: & \multicolumn{2}{|l|}{NO, YES} \\
\hline GatePSR/1: & \multicolumn{2}{|l|}{NO, YES} \\
\hline GateSP/1: & \multicolumn{2}{|l|}{NO, YES} \\
\hline \multirow[t]{3}{*}{PCMUX/2:} & PC+1(00) & ;select pc+1 \\
\hline & BUS (01) & ;select value from bus \\
\hline & ADDER (10) & ;select output of address adder \\
\hline \multirow[t]{3}{*}{DRMUX/2:} & 11.9 (00) & ;destination IR[11:9] \\
\hline & R7 (01) & ;destination R7 \\
\hline & SP (10) & ;destination R6 \\
\hline \multirow[t]{3}{*}{SR1MUX/2:} & 11.9 (00) & ;source IR[11:9] \\
\hline & 8.6 (01) & ;source IR[8:6] \\
\hline & SP (10) & ;source R6 \\
\hline ADDR1MUX/1: & \multicolumn{2}{|l|}{PC (0), BaseR (1)} \\
\hline \multirow[t]{4}{*}{ADDR2MUX/2:} & ZERO (00) & ;select the value zero \\
\hline & offset6 (01) & ;select SEXT[IR[5:0]] \\
\hline & PCoffset9 (10) & ;select SEXT[IR[8:0]] \\
\hline & PCoffset 11 (11) & ;select SEXT[IR[10:0]] \\
\hline \multirow[t]{4}{*}{SPMUX/2:} & SP+1 (00) & ;select stack pointer+1 \\
\hline & SP-1 (01) & ;select stack pointer-1 \\
\hline & Saved SSP (10) & ;select saved Supervisor Stack Pointer \\
\hline & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{-7.0(0)}} \\
\hline \multirow[t]{2}{*}{MARMUX/1:} & & \\
\hline & ADDER (1) & ;select output of address adder \\
\hline TableMUX/1: & x00 (0), x01 (1) & \\
\hline \multirow[t]{4}{*}{VectorMUX/2:} & \multicolumn{2}{|l|}{INTV (00)} \\
\hline & \multicolumn{2}{|l|}{Priv.exception (01)} \\
\hline & \multicolumn{2}{|l|}{Opc.exception (10)} \\
\hline & \multicolumn{2}{|l|}{ACV.exception (11)} \\
\hline PSRMUX/1: & \multicolumn{2}{|l|}{individual settings, BUS} \\
\hline ALUK/2: & \multicolumn{2}{|l|}{ADD (00), AND (01), NOT (10), PASSA (11)} \\
\hline MIO.EN/1: & \multicolumn{2}{|l|}{NO, YES} \\
\hline R.W/1: & \multicolumn{2}{|l|}{RD, WR} \\
\hline Set.Priv/1: & 0 & ;Supervisor mode \\
\hline & 1 & ;User mode \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline Table A. 3 & \multicolumn{2}{|l|}{Trap Service Routines} \\
\hline Trap Vector & Assembler Name & Description \\
\hline \(\times 20\) & GETC & Read a single character from the keyboard. The character is not echoed onto the console. Its ASCII code is copied into RO. The high eight bits of RO are cleared. \\
\hline \(\times 21\) & OUT & Write a character in RO[7:0] to the console display. \\
\hline \(\times 22\) & PUTS & Write a string of ASCII characters to the console display. The characters are contained in consecutive memory locations, one character per memory location, starting with the address specified in RO. Writing terminates with the occurrence of x0000 in a memory location. \\
\hline \(\times 23\) & IN & Print a prompt on the screen and read a single character from the keyboard. The character is echoed onto the console monitor, and its ASCII code is copied into RO. The high eight bits of RO are cleared. \\
\hline \(\times 24\) & PUTSP & Write a string of ASCII characters to the console. The characters are contained in consecutive memory locations, two characters per memory location, starting with the address specified in RO. The ASCII code contained in bits [7:0] of a memory location is written to the console first. Then the ASCII code contained in bits [15:8] of that memory location is written to the console. (A character string consisting of an odd number of characters to be written will have \(x 00\) in bits [15:8] of the memory location containing the last character to be written.) Writing terminates with the occurrence of x 0000 in a memory location. \\
\hline \(\times 25\) & HALT & Halt execution and print a message on the console. \\
\hline
\end{tabular}```

