First:_____ Last:_____ This is a closed book exam. You must put your answers in these boxes only. You have 3 hours, so allocate your time accordingly. *Please read the entire exam before starting*.

hours, so allocate your time accord	ingly. Please read the entire exam before starting.
(3) Question 1.	(3) Question 15.
(3) Question 2.	(3) Question 16.
(3) Question 3.	(3) Question 17.
(3) Question 4.	(3) Question 18.
(3) Question 5.	(3) Question 19.
(3) Question 6.	(3) Question 20.
(3) Question 7.	(3) Question 21.
(3) Question 8.	(3) Question 22.
(3) Question 9.	(3) Question 23.
(3) Question 10.	(3) Question 24.
(3) Question 11.	(3) Question 25.
(3) Question 12.	(3) Question 26.
(3) Question 13.	(3) Question 27.
(3) Question 14.	(3) Question 28.

(8) Question 29. Show the assembly main program

(8) Question 30. Show the assembly main program

(3) Question 1. Consider a matrix with 4 rows and 6 columns, stored in column-major zeroindex format. Each element is 16 bits. Which equation correctly calculates the address of the element at row I and column J?

- base+I+J A)
- B) base+4*I+J
- C) base+I+4*J
- base+6*I+J D)
- base+I+6*J E)

- F) base+2*I+2*J
- G) base+8*I+2*J
- base+2*I+8*J H)
- base+12*I+2*J D

base+2*I+12*JJ)

(3) **Ouestion 2.** Consider the following C program. short function(const short in) { return in+5;

}

Where is the parameter **in** allocated?

- A) global RAM
- B) local RAM
- C) global ROM.
- D) local ROM.
- E) None of these answers is correct.

(3) Question 3. What is drop out?

- A) Drop out is the error that occurs when the result of a calculation exceeds the range of the number system.
- B) Drop out is the error that occurs after a right shift or a divide, and the consequence is that an intermediate result looses its ability to represent all of the values.
- C) Drop out is when both the Carry and the Overflow bits are set.
- D) Drop out is data is lost when the software does not respond fast to an I/O event.
- E) None of these answers is correct.

(3) Question 4. Which direction does data flow on the data bus during a write cycle?

- A) From 6812 to memory, or from 6812 to output device
- B) From memory to 6812, or from input device to 6812
- C) From input device to memory
- D) From memory to output device
- E) None of these answers is correct

(3) Question 5. Which of the following statements best describes the action that will set the **RDRF** bit in the **SCISR1** register on the 6812?

A) The software writes a 1 to the **RDRF** bit in the **SCISR1** register.

B) The software reads SCISR1 when RDRF is one, followed by reading SCIDRL.

C) The software wants new input data.

- **D**) The software writes to the serial data register, **SCIDRL**.
- E) The receive hardware is idle, ready to receive another input.
- F) The receive shift register is busy, currently receiving a new input.
- G) None of these choices is correct.

(3) Question 6. Which of the following statements best describes the action that will clear the **RDRF** bit in the **SCISR1** register on the 6812?

- A) The software writes a 0 to the **RDRF** bit in the **SCISR1** register.
- B) The software reads SCISR1 when RDRF is one, followed by reading SCIDRL.
- C) The software wants to transmit new output data.
- D) The software reads from the serial data register, SCIDRL.
- E) The receive hardware is idle, ready to receive another input.
- F) The receive shift register is busy, currently receiving a new input.
- G) None of these choices is correct.

(3) Question 7. What event triggers the start of an ADC conversion on the 6812?

- A) The software writes to the ATDCTL3 register.
- B) The software writes to the ATDCTL4 register.
- C) The software writes to the ATDCTL5 register.
- **D)** The ADC is automatically started by hardware.
- E) Software sets the ADPU bit in the ATDCTL2 register.
- F) Software read ATDSTAT0 with SCF set, followed by reading the result register.
- G) None of these choices is correct.

(3) Question 8. What is the bug in the following initialized global variable on the 9S12C32?

- org \$3A00
- Count fdb 100
 - A) \$3A00 is not RAM
 - **B)** RAM is volatile
 - C) RAM is nonvolatile
 - D) 100 is 8-bits, and fdb specifies 16-bits
 - E) Global variables are poor style and should never be used.
 - F) No error, this definition is acceptable.

(3) Question 9. The measurement system range is 0 to 399.9 and a resolution of 0.1. What is the precision in decimal digits?

Consider the result of executing the following two 6812 assembly instructions.

ldab #101 subb #110

(3) Question 10. What will be the value of the carry (C) bit?

(3) Question 11. What will be the value of the overflow (V) bit?

(3) Question 12. What will be the value in Register D after executing the following 6812 assembly instructions?

ldd #100 ldy #670 emul (3) Question 13. You may assume all RAM locations are initially 0, and assume Reg Y equals \$1234, Reg D is \$5678. What is in Reg Y after these instructions are executed?

pshy pshb inc 1,s puly

(3) Question 14. An swi pushes the following registers on the stack in this order PC, Y, X, A, B, CCR, with CCR on top. Initially, assume RegX=\$4321, RegY=\$ABCD, RegD=\$8765. What is the resulting hexadecimal value in RegX after these instructions execute?

```
stx 5,s
std 3,s
rti
```

(3) Question 15. Show the machine code generated by the instruction orab -5, y

Questions 16 and 17 involve the following assembly code. The subroutine returns the result by value on the stack.

```
main lds #$4000
    leas -2,s ; make space for out parameter on stack
    jsr GetT
              ; Fetch the return value from the stack
    puly
    stop
data set xxx ; binding of 16-bit local variable
out set yyy
               ; binding of 16-bit output parameter
GetT leas -2, s ; allocate 16-bit local variable called data
;****body of the subroutine
    ldd TCNT ; get time
    std data,s ; place time into local variable data
    ldd TCNT ; get time again
    subd data, s ; time difference in RegD
     std out, s ; return by value on the stack
;****end of body
    leas 2,s ; deallocate data
                ; return
    rts
```

(3) Question 16. What value should you use in the **xxx** position to implement the binding of the local variable, **data**?

(3) Question 17. What value should you use in the **yyy** position to implement the binding of the parameter, **out**?

(3) Question 18. A SCI is configured at a baud rate of 1200 bits/sec, with 9 bit data, two stop bits, and no parity? What is the bandwidth in bits/sec?

(3) Question 19. Assume the 9S12C32 sequence length is configured to perform one ADC sample (S8C S4C S2C S1C in ATDCTL3 is set to 0001). After the ADC is triggered to sample channel 5, into which register is the digital conversion stored? In other words, out of which register does the software read the ADC result?

(3) Question 20. A signed 8-bit binary fixed-point number has a resolution of $1/16 = 2^{-4}$. If the integer value stored in memory is \$F0, what value does it represent?

(3) Question 21. Which term best describes an interfacing method that the software checks the status of an I/O device, and proceeds once the device is ready?

(3) Question 22. Which data structure has the following features? It can hold a variable number of fixed-size elements. It has two main operations, one to store data into itself, and a second operation to remove data. The data is removed in a "first come first served" order.

(3) Question 23. Assuming the variable, \mathbf{N} , has an 8-bit signed value, does the following operation potentially cause overflow? Answer Yes or No.

```
ldab N
sex b,x ;promote to 16-bits
leax 10,x ;16-bit add RegX=RegX+10
tfr x,b ;demote
stab N
```

Consider the following assembly subroutine that creates two local variables, called \mathbf{p} and \mathbf{q} . The variable \mathbf{p} is 8-bits and initialized to 50. The variable \mathbf{q} is 16-bits and initialized to 500. The local variable binding is created using the **set** pseudo-ops.

```
XXX
                    ; binding
р
    set
          yyy ; binding
    set
q
                    ; save register Y
subl pshy
    tsy ; stack frame
movb #50,1,-sp ; allocate and initialize p
    movb #500,2,-sp ; allocate and initialize q
;... stuff
    ldaa p,y ; read from p
    ldx q,y ; read from q
;... more stuff
    leas 3,s ; deallocate p,q
    puly
~+s
               ; restore register Y
              ; return
    rts
```

(3) Question 24. What value should you use in the **xxx** position to implement the binding of **p**?

(3) Question 25. What value should you use in the yyy position to implement the binding of q?

(3) Question 26. Sketch the output waveform occurring on the PS1=TxD output as one character (ASCII 'C' = \$43) is transmitted. Assume 8 bit data, no parity and 1 stop bit.

(3) Question 27. In order to observe the where and when our software is executing, we can connect unused output pins to an oscilloscope and set/clear these pins at various important locations within our software. What is this debugging process is called? Choose from *stabilization, profiling, desk checking, or dump.*

(3) Question 28. Assume **PTT** is an 8-bit input and **PTM** is an output. The goal of this code is to clear **PTM** if **PTT** bit 0 is set. Which op code should be used in the ??? position?

```
ldaa PTT
anda #1
??? skip
clr PTM
loop
```

(8) Question 29. Write an assembly main program that implements an interpreter using a Tree data structure. You may assume the SCI device driver is available. In other words, you can call SCI_Init to initialize the SCI and call SCI_InChar to receive a character (returned in Reg A). There are five nodes in the binary tree as shown in the figure. The tree data structure, shown below, is given and cannot be changed. For example, if the operator types V, your interpreter will call the function Verify. Ignore letters which do not match any of the nodes.



fdb CMDA Ptr to left entry fdb null None to the right CMDA fcc 'A' Command letter fdb ACCEPT Ptr to subroutine fdb null None to the left fdb null None to the right יעי Command letter CMDV fcc fdb VERIFY Ptr to subroutine fdb null None to the left fdb CMDZ Ptr to right entry fcc 'Z' CMDZ Command letter fdb ZAP Ptr to subroutine fdb null None to the left fdb null None to the right MAKE ldx #MAKEString jsr SCI OutString rts MAKEString fcb CR, "MAKE command", EOT HIGH ldx #HIGHString jsr SCI OutString rts HIGHString fcb CR, "HIGH command", EOT ACCEPT #ACCEPTString ldx SCI OutString jsr rts ACCEPTString fcb CR, "ACCEPT command", EOT ldx #VERIFYString VERTFY jsr SCI OutString rts VERIFYString fcb CR, "VERIFY command", EOT ZAP #ZAPString ldx jsr SCI OutString rts ZAPString fcb CR, "ZAP command", EOT

(8) Question 30. Write an assembly main program that implements this Mealy finite state machine. The FSM data structure, shown below, is given and cannot be changed. The next state links are defined as 8-bit indices (e.g., 1 means S1) rather than 16-bit pointers. Each state has 16 outputs and 16 next-state links. The input is on Port T bits 3,2,1,0 and the output is on Port M bits 3,2,1,0. There are three states (S0,S1,S2), and initial state is S0. Show all assembly software required to execute this machine. You need not be friendly, but do initialize the direction registers. The repeating execution sequence is input, output, next.

```
org $4000 Put in EEPROM so it can be changed
* Finite State Machine
S0 fcb 0,0,5,6,3,9,3,0,1,2,3,4,5,6,7,8 Outputs for inputs 0 to 15
fcb 0,0,0,1,1,1,2,2,2,0,0,0,1,2,0,1 Next states for inputs 0 to 15
S1 fcb 1,2,3,9,6,5,3,3,3,3,4,5,9,1,0,0 Outputs for inputs 0 to 15
fcb 2,2,2,0,0,0,2,2,2,1,1,1,2,1,1,0 Next states for inputs 0 to 15
S2 fcb 1,2,3,9,6,5,3,3,3,3,4,5,9,1,0,0 Outputs for inputs 0 to 15
```

fcb 0,0,0,0,0,0,2,2,2,2,2,0,0,2,1 Next states for inputs 0 to 15

ORAB Inclusive OR B	ORAB
---------------------	------

Operation: $(B) + (M) \Rightarrow B$

Description: Performs bitwise logical inclusive OR between the content of accumulator B and the content of memory location M. The result is placed in B. Each bit of B after the operation is the logical inclusive OR of the corresponding bits of M and of B before the operation.

Condition Codes and Boolean Formulas:

s	Х	Н	Ι	Ν	Ζ	v	С
-	-	-	-	Δ	Δ	0	-

N: Set if MSB of result is set; cleared otherwise.

Z: Set if result is \$00; cleared otherwise.

V: 0; Cleared.

Source Form	Address Mode	Object Code	Cycles	Access Detail
ORAB #opr8i	IMM	CA ii	1	P
ORAB opr8a	DIR	DA dd	3	rfP
ORAB opr16a	EXT	FA hh ll	3	rOP
ORAB oprx0_xysp	IDX	EA xb	3	rfP
ORAB oprx9,xysp	IDX1	EA xb ff	3	rPO
ORAB oprx16,xysp	IDX2	EA xb ee ff	4	frPP
ORAB [D, xysp]	[D,IDX]	EA xb	6	fIfrfP
ORAB [oprx16,xysp]	[IDX2]	EA xb ee ff	6	fIPrfP

Address	Bit	t 7	6		5		4	4		3		2			1	Bit	t 0	Name
\$0082	AD	PU	AFI	FC	AWA	١	ETR	IGLE	E EI	FRIGP	P E	TRIC	ſ	AS	CIE	ASC	CIF	ATDCTL2
\$0083	0)	S8	С	S40		Sź	2C		S1C]	FIFO		FR	Z1	FR	Z0	ATDCTL3
\$0084	SRE	ES8	SM	P1	SMP	0	PR	S4	I	PRS3	I	PRS2		PR	S1	PR	S0	ATDCTL4
\$0085	DJ	М	DSC	ΞN	SCA	N	MU	JLT		0		CC		C	B	C.	A	ATDCTL5
\$0086	SC	CF	0		ETOF	RF	FIF	OR		0		CC2		C	C1	CC	20	ATDSTAT0
\$008B	CC	F7	CCI	F6	CCF	5	CC	CF4	(CCF3	(CCF2		CC	CF1	CC	F0	ATDSTAT1
\$008D	Bit	t 7	6		5		4	4		3		2			1	Bit	t 0	ATDDIEN
\$0270	PTA	D7	PTA	D6	PTAI	05	PTA	AD4	P	ГAD3	P	TAD	2	PTA	AD1	PTA	D0	PTAD
\$0272	DDR	AD7	DDR	AD6	DDRA	.D5	DDR	AD4	DE	RAD:	3 DI	DRAE)2	DDR	AD1	DDR	AD0	DDRAD
address	msb																lsb	Name
\$0090	15	14	13	12	11	10	9	8	7	6	5	4	ł	3	2	1	0	ATDDR0
\$0092	15	14	13	12	11	10	9	8	7	6	5	4	ł	3	2	1	0	ATDDR1
\$0094	15	14	13	12	11	10	9	8	7	6	5	4	ł	3	2	1	0	ATDDR2
\$0096	15	14	13	12	11	10	9	8	7	6	5	4	ł	3	2	1	0	ATDDR3
\$0098	15	14	13	12	11	10	9	8	7	6	5	4	ł	3	2	1	0	ATDDR4
\$009A	15	14	13	12	11	10	9	8	7	6	5	4	ł	3	2	1	0	ATDDR5
\$009C	15	14	13	12	11	10	9	8	7	6	5	4	ł	3	2	1	0	ATDDR6
\$009E	15	14	13	12	11	10	9	8	7	6	5	4	ł	3	2	1	0	ATDDR7
Addr	Bi	t 7	6		5		4		3		2			1	В	it 0	Nam	ne
\$00C8	BT	ST	BSP	L	BRLE)	SBR1	2	SBR	11	SBR1	0	S	BR9	S	BR8	SCII	BD
\$00C9	SB	R7	SBR	.6	SBR5		SBR	4	SBF	3	SBR	2	S	BR1	S	BR0		
\$00CB	T	IE	TCI	E	RIE		ILIE	Ξ	TE	C .	RE		R	RWU	S	BK	SCIO	CR2

\$00CC	TDRE	TC	RDRF	IDLE	OR	NF	FE	PF	SCISR1
\$00CF	R7T7	R6T6	R5T5	R4T4	R3T3	R2T2	R1T1	R0T0	SCIDRL

aba8-bit add RegA=RegA+RegBeminm16-bit unsigned minimum in memoryabxunsigned add RegX=RegX+RegBemulRegY:D=RegY*RegD unsigned multabyunsigned add RegY=RegY+RegBemulRegY:D=RegY*RegD unsigned multadca8-bit add with carry to RegAeora8-bit logical exclusive or to RegAadda8-bit add to RegAeora8-bit logical exclusive or to RegBadda8-bit add to RegDeora8-bit logical exclusive or to RegBadda8-bit logical and to RegDfdiv16-bit unsigned fractional divideandca8-bit logical and to RegCibeqincrement and branch if result=0andca8-bit left shift Memoryias16-bit signed divide, X=D/Xasls/lslb8-bit arith left shift RegBinca8-bit increment RegAasls/lslb8-bit arith right shiftinca8-bit increment RegAasr8-bit arith right shiftinx16-bit increment RegBasr8-bit arith right shiftinx16-bit increment RegSasr8-bit arith right shiftinx16-bit increment RegSbccbranch if carry clearjmpjump alwaysbclclear bits in memoryjsrjump to subroutinebcsbranch if unsigned =lbcslong branch if carry setbqbranch if unsigned =lbglong branch if signed >bhibranch if unsigned =lbslong branch if unsigned >bcsbranch if unsigned =lbslong branch if unsigned >bcs<t blebranch if signed =blobranch if unsigned <</td>blsbranch if unsigned =blsbranch if unsigned =blsbranch if signed <</td>blsbranch if result is negative (N=1)bnbranch if result is norzero (2=0)brbranch if bits are setbrbranch if overflow clearbrbranch to subroutinebrbranch if overflow clearbrbranch if overflow clearbrbranch if overflow setbrbranch if overflow setclasubroutine in expanded memoryclalear corry bit, C=0cliclear i=0, enable interruptsclrRegB clearclrlear logical complement to Memorycmm8-bit logical right shift RegBcomm8-bit logical complement to RegAcomm8-bit logical complement to RegAcomm8-bit logical complement to RegBcomm8-bit logical complement to RegBcomm8-bit logical orny beamorycomm8-bit decrement RegAcomm8-bit decrement RegBcomm8-bit decrement RegBcomm8

<pre>pulx pop 16 bits off stack into R puly pop 16 bits off stack into R rev Fuzzy logic rule evaluation</pre>	egY
revw weighted Fuzzy rule evaluati	on
rol 8-bit roll shift left Memory	
rola 8-bit roll shift left RegA	
rolb 8-bit roll shift left RegB	
ror 8-bit roll shift right Memor	У
rora 8-bit roll shift right RegA	
rorb 8-bit roll shift right RegB	
rtc return sub in expanded memor	У
rti return from interrupt	
rts return from subroutine	
sba 8-bit subtract RegA=RegA-Reg	В
sbca 8-bit sub with carry from Re	gA
sbcb 8-bit sub with carry from Re	gВ
sec set carry bit, C=1	
sei set I=1, disable interrupts	
sev set overflow bit, V=1	
sex sign extend 8-bit to 16-bit	req
staa 8-bit store memory from RegA	
stab 8-bit store memory from RegB	
std 16-bit store memory from Reg	D
sts 16-bit store memory from SP	
stx 16-bit store memory from Reg	

```
sty 16-bit store memory from RegY
suba 8-bit sub from RegA
subb 8-bit sub from RegB
subd 16-bit sub from RegD
swi software interrupt, trap
tab transfer A to B
tap transfer A to CC
tba transfer B to A
tbeq test and branch if result=0
tbl 8-bit look up and interpolation
tbne test and branch if result?0
tfr transfer register to register
tpa transfer CC to A
trap illegal op code, or software trap
tst 8-bit compare memory with zero
tsta 8-bit compare RegA with zero
tsty transfer S to X
tsy transfer S to Y
txs transfer Y to S
wai wait for interrupt
wav weighted Fuzzy logic average
xgdx exchange RegD with RegX
xgdy exchange RegD with RegY
```

r		1
example	addressing mode	Effective Address
ldaa #u	immediate	none
ldaa u	direct	EA is 8-bit address (0 to 255)
ldaa U	extended	EA is a 16-bit address
ldaa m,r	5-bit index	EA=r+m (-16 to 15)
ldaa v,+r	pre-increment	r=r+v, EA=r (1 to 8)
ldaa v,-r	pre-decrement	r=r-v, EA=r (1 to 8)
ldaa v,r+	post-increment	EA=r, r=r+v (1 to 8)
ldaa v,r-	post-decrement	EA=r, r=r-v (1 to 8)
ldaa A,r	Reg A offset	EA=r+A, zero padded
ldaa B,r	Reg B offset	EA=r+B, zero padded
ldaa D,r	Reg D offset	EA=r+D
ldaa q,r	9-bit index	EA=r+q (-256 to 255)
ldaa W,r	16-bit index	EA=r+W (-32768 to 65535)
ldaa [D,r]	D indirect	EA={r+D}
ldaa [W,r]	indirect	$EA=\{r+W\}$ (-32768 to 65535)

Motorola 6812 addressing modes

Pse	eudo op		meaning
org	org		Specific absolute address to put subsequent object code
=	equ		Define a constant symbol
set			Define or redefine a constant symbol
dc.b	db fcb	byte	Allocate byte(s) of storage with initialized values
fcc			Create an ASCII string (no termination character)
dc.w	dw fdb	.word	Allocate word(s) of storage with initialized values
dc.l	dl .lon	g	Allocate 32-bit long word(s) of storage with initialized values
ds d	s.b rmb	.blkb	Allocate bytes of storage without initialization
ds.w	.blkw		Allocate bytes of storage without initialization
ds.l	.blkl		Allocate 32-bit words of storage without initialization

B0 1.5P+ 1.5P+ 1.5P+ 1.5P+ 1.5P+ 1.5P+ 2.5P+ 1.5P+ 2.5P+ 1.5P+ 1.5P+ 1.5P+	SP A1 A1 A1 A1 A1 A1 A1 A2 A2 A2 A2 A2 A2 A2 A2 A2 A2	- [골코] 장코[공코] 공포[공고] 공고[공고] 공고[광고] 평고[평고[평고] 평고[평고[평고[8	70 80 90 $A0$ 7 1, Y+ 0, SP 90 $A0$ 7 1, Y+ 81, SP const 56 const 59 const 59 const 7 2, Y+ 51, SP -16 , SP 28 23 23 7 3, Y+ 51 214 51 213 23 7 3, Y+ 51 235 214 , SP 243 33 7 3, Y+ 51 235 214 , SP 44 45 7 3, Y+ 51 235 43 44 7 4 4, SP -12 , SP 44 7 4 4, SP -12 , SP 46 7 7 83 93 33 7 7 4 4, SP -12 , SP 56 7 7 7 83 94 46 66 7 7 7 85 56 <th>70 80 90 A0 71 1, Y+ 0, SP -16, SP 1, 1 71 1, Y+ 5b const 5b const 5b const 5b const 5b 72 3, Y+ 5b const 5b const 5b const 5b 3, 3 <td< th=""></td<></th>	70 80 90 A0 71 1, Y+ 0, SP -16, SP 1, 1 71 1, Y+ 5b const 5b const 5b const 5b const 5b 72 3, Y+ 5b const 5b const 5b const 5b 3, 3 3 <td< th=""></td<>
--	---	---	---	---

1,X-post-dec

1,-X pre-dec

-1,X 5b const

15,X 5b const

post-dec

pre-dec

-2,X 5b const

14,X 5b const

똜

3

벁

빙

2,×

2,-X

띖

띮

щ

빙

post-dec

re-dec

-5,X 5b const

11,X 5b const

post-de(5×

pre-dec

38

38

₿

8

5,-X

Ϋ́,8 3Å

8,-X

Ϋ́

10,X 5b const

5b const

Z

₹

≤

3,X-post-dec

3,-X

pre-dec

-3,X 5b const

13,X Sb const

post-dec

pre-dec

B

କ୍ଷ

6

8

4,×

4,-X

ž 5b const

12,X Sb const

õ

g

õ

8

7,X-post-dec

7,-X pre-dec

-7,X 5b const

9,X 5b const

8

Ø.

19

2

8,X-post-dec

8,-X

× 8

5b const 8

8,X 5b const

8

re-dec

88

83

8,X+ post-inc

8,+X

X6-

5b const

7,X 5b const

pre-inc

ß

27

₽

07

7,X+ post-inc

X+'.

pre-inc

-10,X Sb const

6,X 5b const

器

38

99

8

post-inc

pre-inc

-11,X Sb const

5,X 5b const

÷Х,

8,+X

約

22

ŝ

8

post-inc

pre-inc

-12,X 5b const

4,X 5b const

5;,X

24

2

3

3,X

32

ន

2

03

post-inc 4,×, post-inc ÷.

3,+X pre-inc

-14,X 5b const

2,X 5b const

g

ŝ

3

8

4,,

-13,X

pre-inc

5b const

3,X 5b const

1,X+ post-inc

ž

Dre-inc

-16,X 5b const

0,X 5b const

8

କ୍ଷ

9

8

×, post-inc

2,,X

pre-inc

-15,X 5b const

1,X 5b const

Σ