First:\_\_\_\_\_ Middle Initial: \_\_\_\_ Last:\_\_\_\_ This is a closed book exam. You must put your answers in the space provided. You have 3 hours, so allocate your time accordingly. *Please read the entire exam before starting.* 

(4) Question 1. An embedded system will use an ADC to measure a parameter. The measurement system range is 0.0 to 199.9 and a resolution of 0.1. What is the smallest number of ADC bits that can be used?

(4) Question 2. An 8-bit ADC (different from the 9S12C32) has an input range of 0 to +2.5 volts and an output range of 0 to 255. What digital value will be returned when an input of +0.625 volts is sampled?

(2) Question 3. Consider the result of executing the following two 6812 assembly instructions.
 ldaa #160
 suba #140
 What will be the value of the carry (C) bit?

(2) Question 4. Consider the result of executing the following two 6812 assembly instructions.
 ldaa #-90
 adda #-40
 What will be the value of the overflow (V) bit?

(4) Question 5. A signed 16-bit binary fixed-point number system has a  $\Delta$  resolution of 1/256. What is the corresponding value of the number if the integer part stored in memory is 1152? (hint: 1152=1024+128)

For questions 6,7 A) Software performs a read SCISR1 with bit set followed by read SCIDRL B) Software performs a read SCISR1 with bit set followed by write SCIDRL C) Hardware sets it when there is data in the receive shift register D) Hardware sets it when there is data in the receive data register E) Hardware sets it when there is no data in the receive shift register F) Hardware sets it when there is no data in the receive data register G) Hardware sets it when there is data in the transmit shift register H) Hardware sets it when there is data in the transmit data register I) Hardware sets it when there is no data in the transmit shift register J) Hardware sets it when there is no data in the transmit data register (4) Question 6. What sets the TDRE bit in the SCI? Choose a letter A-J (4) Question 7. What sets the RDRF bit in the SCI? Choose a letter A-J (4) Question 8. Assume the ADC sequence length is 3 (ATDCTL3 equals \$18) and \$85 is written into ATDCTL5. What happens? A) Channel 5 is sampled and the result is placed in ATDDR0 B) Channel 5 is sampled and the result is placed in ATDDR5 C) Channel 5 is sampled three times and the results are placed in ATDDR0-ATDDR2 D) Channel 5 is sampled three times and the results are placed in ATDDR5-ATDDR7 E) Channels 5,6,7 are sampled and the results are placed in ATDDR0-ATDDR2 F) Channels 5,6,7 are sampled and the results are placed in ATDDR5-ATDDR7 (4) Question 9. Which three events cause an interrupt to occur? Specify three letters in any order. A) The software disarms the interrupt (e.g., RTIE=0) B) The I bit in the CCR is set C) The I bit in the CCR is clear D) The software arms the interrupt (e.g., RTIE=1) E) The software acknowledges the interrupt, clearing the flag (e.g., RTIF=0) F) The software sets the flag bit (e.g., RTIF=1) G) The hardware sets the flag bit (e.g., RTIF=1) H) The hardware acknowledges the interrupt, clearing the flag (e.g., RTIF=0) (4) Question 10. Assuming the variables are 16-bit integers, and all operations are

16-bit integer functions, what error might occur in the following operation? The goal is to multiply N times 0.123 and store the result into M.

## M = (123\*N)/1000

A) dropout

B) floor

C) overflow

D) promotion

E) demotion

F) no error can occur because M will be less than N


(4) Question 11. What is the machine code for the following instruction?

std 5,sp


(5) Question 12. Give the simplified memory cycles produced when the following one instruction is executed. Assume the PC contains \$4000, Register X contains \$3900, Register A contains \$45 and Register B is \$67. Just show R/W=Read or Write, Address, and Data for each cycle. Memory locations \$3900 through \$390F contain \$00 to \$0F respectively. \$4000 6C31 std 2,x+

R/W	Addr	Data

(5) Question 13. You are given an LED with a 2V 20mA operating point. Interface this LED to the 9S12C32, such that the LED is on when PM0 is high (5V) and the LED is off when PM0 is low (0V). The output low voltage of the 7405 is 0.5V .Label all resistor values. No software is required.



(5) Question 14. Interface this switch to the 9S12C32, such that PM1 is high (5V) if the switch is not pressed and PM1 is low (0V) if the switch is pressed. You do not need to debounce the switch. Label all chip numbers and resistor values. No software is required.



(15) Question 15. In this problem you will implement two unsigned 16-bit local variables on the stack using register Y stack frame addressing and symbolic binding. Call one variable **front** and the other **back**. The code in this question is part of a subroutine, which ends in **rts**. Part a) Show the assembly code that saves RegY, setups up RegY to point into the stack, and allocates the two 16-bit local variables.

Part b) Assume the stack pointer is equal to \$3F00, and then this subroutine is called. Draw a stack picture showing the return address, the two variables, RegY and the SP. (\$3800 is towards the top, and \$3FFF is towards the bottom of the picture). Shade elements that are on the stack.

Part c) Show the symbolic binding for **front** and **back**.


Part d) Show code that explicitly implements back=2000;

Part e) Show code that explicitly implements **front = 2\*back**;

Part f) Show the assembly code that deallocates the two 16-bit local variables, and restores Y.

(15) Question 16. Implement the following one-input four-output Mealy finite state machine. The input is on Port T bit 0 and the output is on Port M bits 3,2,1,0. The initial state is **happy**. You do not need to show the stack initialization or the reset vector.

Part a) Show the ROM-based FSM data structure



Part b) Show the initialization and controller software. Initialize the direction registers, making all code friendly. You may add variables in any appropriate manner (registers, stack, or global RAM). The repeating execution sequence is ...input, output (depends on the input and state), next (depends on the input and state).... Please make your code that accesses Port M friendly.

(15) Question 17. Design a software system that uses the RTI periodic interrupt to create the following repeating waveform on PT7 output.

PT7 5.12ms 10.24ms 5.12ms 10.24ms

The RTI vector is located at \$FFF0. The reset vector is located at \$FFFE. For example, a value of \$40 written to RTICTL will specify a 1.024ms interrupt period. Show all the software for this system: direction registers, global variables, stack initialization, RTI initialization, main program, RTI ISR, RTI vector and reset vector. The main program initializes the system, then executes a do-nothing loop. The RTI ISR performs output to Port T. Please make your code that accesses Port T friendly. Variables you need should be allocated in the appropriate places.

ble branch if signed < blo branch if unsigned < bls branch if unsigned < 

 blo
 blanch if unsigned ≤
 lbdq
 long branch if result is

 bls
 branch if unsigned ≤
 lbge
 long branch if signed ≥

 blt
 branch if signed <</td>
 lbgt
 long branch if signed ≥

 bmi
 branch if result is negative (N=1)
 lbhi
 long branch if unsigned >

 bne
 branch if result is nonzero (Z=0)
 lbhs
 long branch if unsigned ≥

 bpl
 branch always
 lblo
 long branch if unsigned ≤

 dbeq Y,loop 
 dbeq Y,loop
 movD #100,F11

 dbne
 decrement and branch if result≠0
 movw

 "12\_COUPD
 "12\_COUPD
 dbne A,loop dec 8-bit decrement memory deca 8-bit decrement RegA decb 8-bit decrement RegB des 16-bit decrement RegSP 16-bit decrement RegX dex dey 16-bit decrement ReqY

aba &-bit add RegA=RegA+RegB abx unsigned add RegX=RegX+RegB aby unsigned add RegX=RegX+RegB adca &-bit add with carry to RegA adca &-bit add with carry to RegA adca &-bit add with carry to RegA adca &-bit add to RegA adda &-bit add to RegA adda &-bit add to RegA adda &-bit add to RegD addb &-bit add to RegD addb &-bit logical and to RegA andca &-bit logical and to RegA asla/Isl &-bit left shift RegD asla/Isl &-bit left shift RegD ars &-bit arith right shift to RegA bit bit clear in memory bclr bit clear in memory bclr bit clear in memory bcl r bit norement if signed > bti branch if signed > bti branch if unsigned ≤ bti branch if signed ≤ bti branch bplbranch if result is positive (N=0)lblelong branch if signed ≤branch alwayslblolong branch if unsigned ≤branch if bits are clearlblslong branch if unsigned ≤branch if bits are setlbltlong branch if result is nozerobrset branch if bits are setlbllong branch if result is nozerobset PTT,#\$01,looplbllong branch if result is nozerobset ptrt,#\$01,looplbllong branch if result is nozerobset ptrt,#\$01,looplbllong branch if result is nozerobset ptrt,#\$04lbnlong branch if overflow clearbrbset ptrt,#\$04lbrlong branch if overflow setbrbranch if overflow setlda8-bit load memory into RegAcall subroutine in expanded memorylda8-bit load memory into RegDclcclear carry bit, C=0lds16-bit load memory into RegYclr8-bit compare RegA with RegBldd16-bit load memory into RegYclrRegA clearleas16-bit load effective addr to SPclrRegA clearleas16-bit load effective addr to Ycom8-bit logical complement to RegAlsr8-bit logical right shift RegAcom8-bit logical complement to RegAlsr16-bit logical right shift RegDcom8-bit logical complement to RegAlsr8-bit unsigned maximum in RegAcom8-bit logical complement to RegBlsr16-bit unsigned maximum in RegAcom8-bit logical complement to RegBlsr16-bit unsig movb #100,PTT movw #13,SCIBD movw #13,SCIBD mul RegD=RegA\*RegB neg 8-bit 2's complement negate memor nega 8-bit 2's complement negate RegA negb 8-bit 2's complement negate RegB oraa 8-bit logical or to RegA 8-bit 2's complement negate memory oraa 8-bit logical or to RegA orab 8-bit logical or to RegB 8-bit logical or to RegA

orcc psha pshb pshc pshd pshy pula pulb pulc pulc puly rev rev rol rol ror rora rorb rtc	8-bit logical or to RegCC push 8-bit RegA onto stack push 8-bit RegB onto stack push 8-bit RegC onto stack push 16-bit RegD onto stack push 16-bit RegY onto stack push 16-bit RegY onto stack pop 8 bits off stack into RegA pop 8 bits off stack into RegB pop 8 bits off stack into RegD pop 16 bits off stack into RegY pop 16 bits off stack into RegY Fuzzy logic rule evaluation weighted Fuzzy rule evaluation 8-bit roll shift left Memory 8-bit roll shift left RegB 8-bit roll shift right Memory 8-bit roll shift right RegB return sub in expanded memory return from interrupt
1	1 1 5
	weighted Fuzzy rule evaluation
rts	return from subroutine
sba	8-bit subtract RegA-RegB
sbca	8-bit sub with carry from RegA
sbcb	8-bit sub with carry from RegB
sec	set carry bit, C=1
sei	set I=1, disable interrupts
sev	set overflow bit, V=1
sex	sign extend 8-bit to 16-bit reg sex B,D
staa	8-bit store memory from RegA

std	16-bit store memory from RegD
sts	16-bit store memory from SP
stx	16-bit store memory from RegX
	16-bit store memory from RegY
suba	8-bit sub from RegA
subb	8-bit sub from RegB
subd	16-bit sub from RegD
swi	software interrupt, trap
tab	transfer A to B
tap	transfer A to CC
tba	transfer B to A
tbeq	test and branch if result=0
	tbeq Y,loop
tbl	8-bit look up and interpolation
tbne	test and branch if result≠0
	tbne A,loop
tfr	transfer register to register
tfr	transfer register to register tfr X,Y
tfr tpa	tfr X,Y transfer CC to A
	tfr X,Y transfer CC to A illegal instruction interrupt
tpa trap trap	tfr X,Y transfer CC to A illegal instruction interrupt illegal op code, or software trap
tpa trap trap tst	tfr X,Y transfer CC to A illegal instruction interrupt illegal op code, or software trap 8-bit compare memory with zero
tpa trap trap tst tsta	tfr X,Y transfer CC to A illegal instruction interrupt illegal op code, or software trap 8-bit compare memory with zero 8-bit compare RegA with zero
tpa trap trap tst tsta tstb	tfr X,Y transfer CC to A illegal instruction interrupt illegal op code, or software trap 8-bit compare memory with zero 8-bit compare RegA with zero 8-bit compare RegB with zero
tpa trap trap tst tsta	tfr X,Y transfer CC to A illegal instruction interrupt illegal op code, or software trap 8-bit compare memory with zero 8-bit compare RegA with zero 8-bit compare RegB with zero transfer S to X
tpa trap trap tst tsta tstb	tfr X,Y transfer CC to A illegal instruction interrupt illegal op code, or software trap 8-bit compare memory with zero 8-bit compare RegA with zero 8-bit compare RegB with zero transfer S to X transfer S to Y
tpa trap trap tst tsta tstb tsx	tfr X,Y transfer CC to A illegal instruction interrupt illegal op code, or software trap 8-bit compare memory with zero 8-bit compare RegA with zero 8-bit compare RegB with zero transfer S to X transfer S to Y transfer X to S
tpa trap tst tsta tstb tsx tsy txs tys	tfr X,Y transfer CC to A illegal instruction interrupt illegal op code, or software trap 8-bit compare memory with zero 8-bit compare RegA with zero 8-bit compare RegB with zero transfer S to X transfer S to Y transfer X to S transfer Y to S
tpa trap tst tsta tstb tsx tsy txs tys wai	tfr X,Y transfer CC to A illegal instruction interrupt illegal op code, or software trap 8-bit compare memory with zero 8-bit compare RegA with zero 8-bit compare RegB with zero transfer S to X transfer S to Y transfer S to Y transfer X to S transfer Y to S wait for interrupt
tpa trap tst tsta tstb tsx tsy txs tys wai wav	tfr X,Y transfer CC to A illegal instruction interrupt illegal op code, or software trap 8-bit compare memory with zero 8-bit compare RegA with zero 8-bit compare RegB with zero transfer S to X transfer S to Y transfer S to Y transfer X to S transfer Y to S wait for interrupt weighted Fuzzy logic average
tpa trap trap tsta tstb tstb tsx tsy txs tys wai wav xgdx	tfr X,Y transfer CC to A illegal instruction interrupt illegal op code, or software trap 8-bit compare memory with zero 8-bit compare RegA with zero 8-bit compare RegB with zero transfer S to X transfer S to Y transfer S to Y transfer X to S transfer Y to S wait for interrupt weighted Fuzzy logic average exchange RegD with RegX
tpa trap trap tsta tstb tstb tsx tsy txs tys wai wav xgdx	tfr X,Y transfer CC to A illegal instruction interrupt illegal op code, or software trap 8-bit compare memory with zero 8-bit compare RegA with zero 8-bit compare RegB with zero transfer S to X transfer S to Y transfer S to Y transfer X to S transfer Y to S wait for interrupt weighted Fuzzy logic average

example	addressing mode	Effective Address
ldaa #u	immediate	none
ldaa u	direct	EA is 8-bit address (0 to 255)
ldaa U	extended	EA is a 16-bit address
ldaa m,r	5-bit index	EA=r+m (-16 to 15)
ldaa v,+r	pre-increment	r=r+v, EA=r (1 to 8)
ldaa v,-r	pre-decrement	r=r-v, EA=r (1 to 8)
ldaa v,r+	post-increment	EA=r, r=r+v (1 to 8)
ldaa v,r-	post-decrement	EA=r, r=r-v (1 to 8)
ldaa A,r	Reg A offset	EA=r+A, zero padded
ldaa B,r	Reg B offset	EA=r+B, zero padded
ldaa D,r	Reg D offset	EA=r+D
ldaa q <b>,</b> r	9-bit index	EA=r+q (-256 to 255)
ldaa W,r	16-bit index	EA=r+W (-32768 to 65535)
ldaa [D,r]	D indirect	EA={r+D}
ldaa [W,r]	indirect	$EA=\{r+W\}$ (-32768 to 65535)

## Freescale 6812 addressing modes

Pse	eudo o	р	1	neaning
org				Specific absolute address to put subsequent object code
=	equ			Define a constant symbol
set				Define or redefine a constant symbol
dc.b	db	fcb	.byte	Allocate byte(s) of storage with initialized values
fcc				Create an ASCII string (no termination character)
dc.w	dw	fdb	.word	Allocate word(s) of storage with initialized values
dc.l	dl		.long	Allocate 32-bit long word(s) of storage with initialized values
ds	ds.	b rmb	.blkb	Allocate bytes of storage without initialization
ds.w			.blkw	Allocate bytes of storage without initialization
ds.l			.blkl	Allocate 32-bit words of storage without initialization

	F1 -n.SP t 9b const	F 161 F2 F3 161 F3			* * * *	
PC n,X	PC E1 PC -n,X st 9b const	0 0 0				
PC -16,PC Inst 5b const	1, PC -15, PC const 5b const					
1,SP+ 0,PC post-inc 5b const	2,SP+ C1 st-inc 5b	5 8 8 8 8 8				
A1 B1 A1 B1 3 teb	pre-inc po	2,45F 2,45F 2,45P 2,55P	A2         A2           A2         3,45 p           A3         5,45 p           Pre-Inc         po	A7         Pre-Inc.         Pre-Inc.         Pro-Inc.           A2         3,45P         P0         P0           A3         4,45P         P0         P0           Pre-Inc         P0         P1         P1           A3         5,45P         P0         P0           Pre-Inc         P0         P1         P1           A5         5,45P         P0         P0           Pre-Inc         P0         P1         P1           A7         A8         A8         P1           A7         P1         P1         P1           P1         A7         P1         P1           P1         A7         P1         P1           A8         -S5         P0         P1           P1         P1         P1         P1           P2         A8         P1         P1           P3         -S5         P1         P1           P4         A8         P2         P1           P4         P6         P1         P1           P4         P6         P1         P1           P4         P6         P1         P1	A2         A2         A2           A2         A2         A3         B3           A3         A3         B3         B3         B3           A3         A3         B3         B3         B3         B3           A3         A3         B3         B3         B3         B3         B3           A3         A3         B3	A2         A2         A2         A2           A2         3,45P         P         P           A3         445P         P         P           A3         445P         P         P           A3         5,45P         P         P           A3         5,45P         P         P           A4         5,45P         P         P           A5         6,45P         P         P           A6         A6         P         A6           A7         8         45P         P           A7         8         45P         P           A7         A8         45P         P           A8         3         45         P           A9         7SP         P         P           A7         A9         P         A           A3         7SP         P         P           A4         P         A         A           A5         5SP         P         P           A6         A         A         A           A         A         A         A <tr tr=""> <tr tr="">          A6         A</tr></tr>
1,SP const	Ī		2,55P 92,25P 92,25P 92,25P 92,25P 92,25P 92,25P 92,25P 92,25P 92,455P 92,457P	20 20 20 20 20 20 20 20 20 20 20 20 20 2	5	
- 0	82				8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	
2,+Y pre-inc	62 3,+Y	pre-inc 63 4,+Y pre-inc	pre-Inc 63 63 64,+Y pre-Inc 65 65 65 6,+Y pre-Inc 66 7,+Y	pre-Inc 63 63 64 64 64 64 64 64 64 64 7,+Y pre-Inc 67 8,+Y pre-Inc 68 8,-Y pre-Inc	pre-Inc         63         63         63         64         4.4         7         5.4	pre-Inc         63           63         64,47           64         5,47           64         5,47           65         65           67         67           68         7,47           68         7,47           68         7,47           68         7,47           68         68           69         69           69         7,-7           69         7,-7           69         7,-7           69         7,-7           69         7,-7           69         7,-7           69         7,-7           69         7,-7           69         7,-7           61         7,-7           62         4,-7           63         5,-7           64         4,-7           65         5,-7
Y -15,Y ist 5b const			2 8 8 8 8 8 8 8 8 8 8 8 8 8	2 2 2 2 2 2 6 2 6 8 6 6 6 7 8 8 8 8 6 6 6 6 7 8 8 8 8 8	<u> </u>	
2,X+ 41 t-inc 5b const		_				
inc pos 2,+X 31 inc pos	32 bo	5	4,+X 4,+X 4,+X -hc 6,+X -hc 1,+X	4,+X 4,+X 4,+X -hc -hc -hc -hc 8,+X -hc -hc -hc -hc -hc -hc	4,+X 4,+X 4,+X -hc -hc -hc -hc -hc -hc -hc -c -X,-X -dec -dec -dec	4,+X 4,+X 2,5,+X
5b const pre 11 21 -15,X 5b const pre	5 S	1	26 pr 24	26 pp 24 pp 28 pp	24 pn 29 27 27 pn 24 pn 29 pn 20 pn	t br 28 pr 27 pr 28 pr 27 pr 28 pr 23
5b const 5 01 1,X 5 5b const 5						

Address	Bit	t 7	6		5		4	4		3			2		1	Bi	t 0	Name
\$0240	РТ	7	PT	6	PT:	PT5		PT4		PT3		P	Т2	2 PT		'1 P'		PTT
\$0242	DDI	RT7	DDF	RT6	DDR	DDRT5		RT4	Ι	DDRT3		DD	RT2	DD	RT1	DD	RT0	DDRT
\$0250	PM	17	PM	16	PM	5	PM4			PM3		Pl	M2	PM1		PM0		PTM
\$0252	DDR	RM7	DDR	.M6	DDRI	M5	DDI	RM4	Γ	DRM3	3	DD	RM2	DD	RM1	DDI	RM0	DDRM
\$0082	AD	PU	AFI		AWA		ETR	IGLE	E	TRIGF	)	ET	RIG	AS	CIE	AS	CIF	ATDCTL2
\$0083	C	)	S8	С	S40	2	Sź	2C		S1C		FI	FO	FF	RZ1	FR	Z0	ATDCTL3
\$0084	SRE		SM		SMF			RS4		PRS3			RS2		RS1		SO	ATDCTL4
\$0085	DJ		DSC		SCA			JLT		0			C		CB	C		ATDCTL5
\$0086	SC		0		ETO			FOR		0			C2		C1	C		ATDSTAT0
\$008B	CC		CC	F6	CCF	5	CC	CF4		CCF3			CF2	CC	CF1		CFO	ATDSTAT1
\$008D	Bit		6		5			4		3			2		1	Bi		ATDDIEN
\$0270	PA		PAI		PAD			D4		PAD3			D2		D1	PA		PTAD
\$0272	DDR	AD7	DDR.	AD6	DDRA	D5	DDR	RAD4	D	DRAD	3	DDF	RAD2	DDF	RAD1	DDR		DDRAD
address	msb				1			-	_						-		lsb	Name
\$0090	15	14	13	12	11	10	9	8	7	6		5	4	3	2	1	0	ATDDR0
\$0092	15	14	13	12	11	10	9	8	7	6		5	4	3	2	1	0	ATDDR1
\$0094	15	14	13	12	11	10	9	8	7	6	_	5	4	3	2	1	0	ATDDR2
\$0096	15	14	13	12	11	10	9	8	7	6	_	5	4	3	2	1	0	ATDDR3
\$0098 \$000 <b>A</b>	15	14	13	12	11	10	9	8	7	6	_	5	4	3	2	1	0	ATDDR4
\$009A	15	14	13	12	11	10	9	8	7	6	_	5	4	3	2	1	0	ATDDR5
\$009C	15 15	14 14	13 13	12 12	11	10 10	9	8	7 7	6	_	5 5	4	3	2	1	0	ATDDR6
\$009E	15	14	15	12	11	10	9	0	/	0		3	4	3	Z	1	0	ATDDR7
Addr		t 7	6		5		4			1		2		1		it 0	Nam	
\$00C8	BT	ST	BSP	Ľ	BRLE	)	SBR1	12	SBI	R11	S	BR10		SBR9	SI	BR8	SCIE	BD
\$00C9	SB	R7	SBR	R6	SBR5	5	SBR	4	SB	R3	S	BR2	S	SBR1	SI	BR0		
\$00CB	T	IE	TCI	E	RIE		ILIE	Ξ	Т	E		RE	]	RWU	S	BK	SCIC	CR2
\$00CC	TD	RE	TC		RDRI	7	IDLI	E	0	R		NF		FE	]	PF	SCIS	R1
\$00CF	R7	'T7	R6T	6	R5T5		R4T	4	R3	Т3	F	R2T2	]	R1T1	R	0T0	SCII	DRL
																	-	
Address	]	Bit 7		6		5		4		3			2		1		Bit 0	Name
\$0037	ŀ	RTIF	Р	ROF		0	L	OCK	F	LOC	K	Т	RACK	S	CMIF		SCM	CRGFLG
\$0038	F	RTIE		0		0		OCK		0		0		SCMIE			0	CRGINT
\$003B		0	R	TR6	R	ΓR5	]	RTR4	ŀ	RTR	3	]	RTR2		RTR1	F	RTR0	RTICTL
	let RI	<b>r</b> R6, 1	RTR5	, RTF	4 be 1	n, wł	nich i	s a í	3-bit	numł	ber	rang	ing fi	com 0	to 7			

let RTR6, RTR5, RTR4 be **n**, which is a 3-bit number ranging from 0 to 7 let RTR3, RTR2, RTR1, RTR0 be **m**, which is a 4-bit number ranging from 0 to 15 RTI interrupt frequency (Hz) =  $15625*2^{-n}/(m+1)$ 

RTI interrupt period (ms) =  $0.064*(\mathbf{m}+1)*2^{\mathbf{n}}$ 

## STD

Operation:  $(A : B) \Rightarrow M : M + 1$ 

Source Form	Address Mode	Object Code
STD opr8a	DIR	5C dd
STD opr16a	EXT	7C hh 11
STD oprx0_xysp	IDX	6C Xb
STD oprx9,xysp	IDX1	6C xb ff
STD oprx18,xysp	IDX2	6C xb ee ff
STD [D,xysp]	[D,IDX]	6C xb
STD [oprx16,xysp]	[IDX2]	6C xb ee ff