

First: \_\_\_\_\_ Middle Initial: \_\_\_\_\_ Last: \_\_\_\_\_

This is a closed book exam. You must put your answers in the space provided. You have 3 hours, so allocate your time accordingly. *Please read the entire exam before starting.*

(4) **Question 1.** An embedded system will use a 12-bit ADC to measure a parameter. The measurement system range is 0 to 10 cm. What is the *precision* in decimal digits?

\_\_\_\_\_

(4) **Question 2.** An 11-bit ADC (not the 9S12) has an input range of 0 to +10 volts and an output range of 0 to 2047. What digital value will be returned when an input of +2.5 volts is sampled?

\_\_\_\_\_

(2) **Question 3.** Consider the result of executing the following two 9S12 assembly instructions.

`ldaa #160`

`suba #150`

What will be the value of the carry (C) bit?

\_\_\_\_\_

(2) **Question 4.** Consider the result of executing the following two 9S12 assembly instructions.

`ldaa #-30`

`adda #-90`

What will be the value of the overflow (V) bit?

\_\_\_\_\_

(4) **Question 5.** Assume all 8 bits of **PTT** are output. Write software to clear **PT5** (make it 0).

(4) **Question 6.** What is the bug in the following initialized global variable on the 9S12?

```

    org   $3900
slope  fdb  50

```

- A) \$3900 is not RAM
- B) RAM is volatile
- C) RAM is nonvolatile
- D) 50 is an 8-bit number, and **fdb** defines a 16-bit number
- E) Using global variables is poor style and should never be used.
- F) No error, this definition is acceptable.

(4) **Question 7.** These seven events all occur during each output compare 7 interrupt.

- 1) The **TCNT** equals **TC7** and the hardware sets the flag bit (e.g., C7F=1)
- 2) The output compare 7 vector address is loaded into the PC
- 3) The I bit in the CCR is set by hardware
- 4) The software executes **movb #\$80, TFLG1**
- 5) The CCR, A, B, X, Y, PC are pushed on the stack
- 6) The software executes something like
 

```

ldd  TC7
add  #1000
std  TC7

```
- 7) The software executes **rti**

Which of the following sequences could be possible?. Pick one answer A-F (only one is correct)

- A) 1,3,5,2,4,6,7
- B) 4,1,3,5,2,6,7
- C) 1,2,5,3,4,6,7
- D) 1,5,3,2,6,4,7
- E) 5,3,2,1,4,6,7

F) None of the above sequences are possible

(4) **Question 8.** Assume the **E** clock is 4 MHz (250 ns) and **TSCR2** = 1. At what interrupt period will the output compare 7 interrupt described in **Question 7** occur? GIVE UNITS

(4) **Question 9.** What is the machine code for the following instruction?  
`sty 2,sp+`

\_\_\_\_\_

(4) **Question 10.** Is this a legal stack operation? Answer yes or no  
`sty 2,sp+`

\_\_\_\_\_

(4) **Question 11.** Assume **Height** is the integer part of an 8-bit unsigned fixed-point variable with a resolution of 0.1 cm. The goal is to add 0.5 cm to the value of the variable. Will the following software always operate properly?

```
ldaa Height
sex  A,D ;promote to 16 bits
add  #5 ;perform the addition in 16-bit mode
tfr  D,A ;demote back to 8 bits
staa Height
```

- A) Yes, the program has no errors.
- B) No, overflow can occur.
- C) No, dropout can occur.
- D) No, the carry bit could be set
- E) No, one needs to divide by 10 to get the correct result.
- F) No, the **addd** instruction should have been **addd #0.5**


\_\_\_\_\_

(5) **Question 12.** Give the simplified memory cycles produced when the following one instruction is executed. Assume the PC contains \$4200, and the SP equals \$3FF0. Just show R/W=Read or Write, Address, and Data for each cycle. You may not need all 5 entries in the solution box.

```
$4200 070E bsr $4210
```

R/W	Addr	Data

(5) **Question 13.** You are given an LED with a 3V 10mA operating point. Interface this LED to the 9S12 using a 7406, such that the LED is on when PM1 is high (5V) and the LED is off when PM1 is low (0V). Label all resistor values. No software is required.




(5) **Question 14.** You are given a *double-pole* switch that has three pins. The figure shows the switch in the position that occurs when the switch is pressed. If the switch is pressed, pins 1 and 2 are connected (0 resistance) and pins 2 and 3 are not connected (infinite resistance). If the switch is not pressed, pins 2 and 3 are connected (0 resistance) and pins 1 and 2 are not connected (infinite resistance). Pins 1 and 3 are never connected (it is a *break-before-make* switch). Interface this switch to the 9S12, such that PM0 is high (5V) if the switch is pressed and PM0 is low (0V) if the switch is not pressed. You do not need to debounce the switch. Label all chip numbers and resistor values. No software is required.



**(10) Question 15.** In this problem you will implement three unsigned 8-bit local variables on the stack using *Reg X stack frame* addressing and symbolic binding. The variables are called **front**, **center** and **back**. The code in this question is part of a subroutine, which ends in **rts**.

Part a) Show the assembly code that (in this order) saves Register X, establishes the Register X stack frame, and allocates the three 8-bit local variables.

Part b) Assume the stack pointer is equal to \$3F0A just before **jsr** instruction is executed that calls this subroutine. Draw a stack picture showing the return address, the three variables, Register X, and the stack pointer SP. Cross-out the SP arrow and move it to its new location.



Part c) Show the symbolic binding for **front**, **center** and **back**.

Part d) Show code that implements **center=100;** using *Reg X stack frame* addressing.

Part e) Show the assembly code that deallocates the local variables, and restores Reg X.

**(10) Question 16.** Write an assembly subroutine that starts the ADC to sample channel 2, waits for ADC to finish, then reads one 10-bit conversion from the ADC. You may assume the ADC interface is already initialized to sample one channel in 10-bit mode. Use busy-wait synchronization and return the result by value in Register X. The result should vary from 0 to 1023.

**(10) Question 17.** Write an assembly subroutine that waits for new input, then reads one 8-bit character from the SCI serial port. You may assume the serial port is already initialized to 1 start bit, 8 data bits, and 1 stop bit, running at 9600 bits/sec. Use busy-wait synchronization and return the result by value in Register B.

**(15) Question 18.** Write an assembly main program that implements this Mealy finite state machine. The FSM data structure, shown below, is given and cannot be changed. The next state links are defined as 16-bit pointers. Each state has 8 outputs and 8 next-state links. The input is on Port T bits 2,1,0 and the output is on Port M bits 5,4,3,2,1,0. There are three states (S0,S1,S2), and initial state is S0. Show all assembly software required to execute this machine including the reset vector. You need not be friendly, but do initialize the direction registers. The repeating execution sequence is input, output (depends on input and current state), next (depends on input and current state).

```

    org $4000 ;EPROM
* Finite State Machine
S0 fcb 0,0,5,6,3,9,3,0      ; Outputs for inputs 0 to 7
   fdb S0,S0,S1,S1,S1,S2,S2,S2 ; Next states for inputs 0 to 7
S1 fcb 1,2,3,9,6,5,3,3      ; Outputs for inputs 0 to 7
   fdb S2,S0,S0,S0,S2,S2,S2,S1 ; Next states for inputs 0 to 7
S2 fcb 1,2,3,9,6,5,3,3      ; Outputs for inputs 0 to 7
   fdb S2,S2,S2,S2,S0,S0,S2,S1 ; Next states for inputs 0 to 7

```

aba	8-bit add RegA=RegA+RegB	ediv	RegY=(Y:D)/RegX, unsigned divide
abx	unsigned add RegX=RegX+RegB	edivs	RegY=(Y:D)/RegX, signed divide
aby	unsigned add RegY=RegY+RegB	emacs	16 by 16 signed mult, 32-bit add
adca	8-bit add with carry to RegA	emaxd	16-bit unsigned maximum in RegD
adcb	8-bit add with carry to RegB	emaxm	16-bit unsigned maximum in memory
adda	8-bit add to RegA	emind	16-bit unsigned minimum in RegD
addb	8-bit add to RegB	eminm	16-bit unsigned minimum in memory
addd	16-bit add to RegD	emul	RegY:D=RegY*RegD unsigned mult
anda	8-bit logical and to RegA	emuls	RegY:D=RegY*RegD signed mult
andb	8-bit logical and to RegB	eora	8-bit logical exclusive or to RegA
andcc	8-bit logical and to RegCC	eorb	8-bit logical exclusive or to RegB
asl/lsl	8-bit left shift Memory	etbl	16-bit look up and interpolation
asla/lsla	8-bit left shift RegA	exg	exchange register contents exg X,Y
aslb/lslb	8-bit arith left shift RegB	fdiv	unsigned fract div, X=(65536*D)/X
asld/lslld	16-bit left shift RegD	ibeq	increment and branch if result=0 ibeq Y,loop
asr	8-bit arith right shift Memory	ibne	increment and branch if result≠0 ibne A,loop
asra	8-bit arith right shift to RegA	idiv	16-bit unsigned div, X=D/X, D=rem
asrb	8-bit arith right shift to RegB	idivs	16-bit signed divide, X=D/X, D=rem
bcc	branch if carry clear	inc	8-bit increment memory
bclr	bit clear in memory bclr PTT,#\$01	inca	8-bit increment RegA
bcs	branch if carry set	incb	8-bit increment RegB
beq	branch if result is zero (Z=1)	ins	16-bit increment RegSP
bge	branch if signed ≥	inx	16-bit increment RegX
bgnd	enter background debug mode	iny	16-bit increment RegY
bgt	branch if signed >	jmp	jump always
bhi	branch if unsigned >	jsr	jump to subroutine
bhs	branch if unsigned ≥	lbcc	long branch if carry clear
bita	8-bit and with RegA, sets CCR	lbcs	long branch if carry set
bitb	8-bit and with RegB, sets CCR	lbeq	long branch if result is zero
ble	branch if signed ≤	lbge	long branch if signed ≥
blo	branch if unsigned <	lbgt	long branch if signed >
bls	branch if unsigned ≤	lbhi	long branch if unsigned >
blt	branch if signed <	lbhs	long branch if unsigned ≥
bmi	branch if result is negative (N=1)	lbl	long branch if signed ≤
bne	branch if result is nonzero (Z=0)	lblo	long branch if unsigned <
bpl	branch if result is positive (N=0)	lbls	long branch if unsigned ≤
bra	branch always	lblt	long branch if signed <
brclr	branch if bits are clear brclr PTT,#\$01,loop	lbmi	long branch if result is negative
brn	branch never	lbne	long branch if result is nonzero
brset	branch if bits are set brset PTT,#\$01,loop	lbpl	long branch if result is positive
bset	bit set clear in memory bset PTT,#\$04	lbra	long branch always
bsr	branch to subroutine	lbrn	long branch never
bvc	branch if overflow clear	lbvc	long branch if overflow clear
bvs	branch if overflow set	lbvs	long branch if overflow set
call	subroutine in expanded memory	ldaa	8-bit load memory into RegA
cba	8-bit compare RegA with RegB	ldab	8-bit load memory into RegB
clc	clear carry bit, C=0	ladd	16-bit load memory into RegD
cli	clear I=0, enable interrupts	lds	16-bit load memory into RegSP
clr	8-bit memory clear	ldx	16-bit load memory into RegX
clra	RegA clear	ldy	16-bit load memory into RegY
clrb	RegB clear	leas	16-bit load effective addr to SP
clv	clear overflow bit, V=0	leax	16-bit load effective addr to X
cmpa	8-bit compare RegA with memory	leay	16-bit load effective addr to Y
cmpb	8-bit compare RegB with memory	lsr	8-bit logical right shift memory
com	8-bit logical complement to memory	lsra	8-bit logical right shift RegA
coma	8-bit logical complement to RegA	lsrb	8-bit logical right shift RegB
comb	8-bit logical complement to RegB	lsrd	16-bit logical right shift RegD
cpd	16-bit compare RegD with memory	maxa	8-bit unsigned maximum in RegA
cpx	16-bit compare RegX with memory	maxm	8-bit unsigned maximum in memory
cpy	16-bit compare RegY with memory	mem	determine the membership grade
daa	8-bit decimal adjust accumulator	mina	8-bit unsigned minimum in RegA
dbeq	decrement and branch if result=0 dbeq Y,loop	minm	8-bit unsigned minimum in memory
dbne	decrement and branch if result≠0 dbne A,loop	movb	8-bit move memory to memory movb #100,PTT
dec	8-bit decrement memory	movw	16-bit move memory to memory movw #13,SCIBD
deca	8-bit decrement RegA	mul	RegD=RegA*RegB
decb	8-bit decrement RegB	neg	8-bit 2's complement negate memory
des	16-bit decrement RegSP	nega	8-bit 2's complement negate RegA
dex	16-bit decrement RegX	negb	8-bit 2's complement negate RegB
dey	16-bit decrement RegY	oraa	8-bit logical or to RegA
		orab	8-bit logical or to RegB

orcc	8-bit logical or to RegCC	stab	8-bit store memory from RegB
psha	push 8-bit RegA onto stack	std	16-bit store memory from RegD
pshb	push 8-bit RegB onto stack	sts	16-bit store memory from SP
pshc	push 8-bit RegCC onto stack	stx	16-bit store memory from RegX
pshd	push 16-bit RegD onto stack	sty	16-bit store memory from RegY
pshx	push 16-bit RegX onto stack	suba	8-bit sub from RegA
pshy	push 16-bit RegY onto stack	subb	8-bit sub from RegB
pula	pop 8 bits off stack into RegA	subd	16-bit sub from RegD
pulb	pop 8 bits off stack into RegB	swi	software interrupt, trap
pulc	pop 8 bits off stack into RegCC	tab	transfer A to B
puld	pop 16 bits off stack into RegD	tap	transfer A to CC
pulx	pop 16 bits off stack into RegX	tba	transfer B to A
puly	pop 16 bits off stack into RegY	tbeq	test and branch if result=0
rev	Fuzzy logic rule evaluation	tbeq Y,loop	
revw	weighted Fuzzy rule evaluation	tbl	8-bit look up and interpolation
rol	8-bit roll shift left Memory	tbne	test and branch if result≠0
rola	8-bit roll shift left RegA	tbne A,loop	
rolb	8-bit roll shift left RegB	tfr	transfer register to register
ror	8-bit roll shift right Memory	tfr X,Y	
rora	8-bit roll shift right RegA	tpa	transfer CC to A
rorb	8-bit roll shift right RegB	trap	illegal instruction interrupt
rtc	return sub in expanded memory	trap	illegal op code, or software trap
rti	return from interrupt	tst	8-bit compare memory with zero
rts	return from subroutine	tsta	8-bit compare RegA with zero
sba	8-bit subtract RegA-RegB	tstb	8-bit compare RegB with zero
sbca	8-bit sub with carry from RegA	tsx	transfer S to X
sbcB	8-bit sub with carry from RegB	tsy	transfer S to Y
sec	set carry bit, C=1	txs	transfer X to S
sei	set I=1, disable interrupts	tys	transfer Y to S
sev	set overflow bit, V=1	wai	wait for interrupt
sex	sign extend 8-bit to 16-bit reg	wav	weighted Fuzzy logic average
sex B,D		xgdx	exchange RegD with RegX
staa	8-bit store memory from RegA	xgdy	exchange RegD with RegY

example	addressing mode	Effective Address
ldaa #u	immediate	none
ldaa u	direct	EA is 8-bit address (0 to 255)
ldaa U	extended	EA is a 16-bit address
ldaa m,r	5-bit index	EA=r+m (-16 to 15)
ldaa v,+r	pre-increment	r=r+v, EA=r (1 to 8)
ldaa v,-r	pre-decrement	r=r-v, EA=r (1 to 8)
ldaa v,r+	post-increment	EA=r, r=r+v (1 to 8)
ldaa v,r-	post-decrement	EA=r, r=r-v (1 to 8)
ldaa A,r	Reg A offset	EA=r+A, zero padded
ldaa B,r	Reg B offset	EA=r+B, zero padded
ldaa D,r	Reg D offset	EA=r+D
ldaa q,r	9-bit index	EA=r+q (-256 to 255)
ldaa W,r	16-bit index	EA=r+W (-32768 to 65535)
ldaa [D,r]	D indirect	EA={r+D}
ldaa [W,r]	indirect	EA={r+W} (-32768 to 65535)

### Freescale 6812 addressing modes

Pseudo op	meaning
<b>org</b>	Specific absolute address to put subsequent object code
<b>= equ</b>	Define a constant symbol
<b>set</b>	Define or redefine a constant symbol
<b>dc.b db fcb .byte</b>	Allocate byte(s) of storage with initialized values
<b>fcc</b>	Create an ASCII string (no termination character)
<b>dc.w dw fdb .word</b>	Allocate word(s) of storage with initialized values
<b>dc.l dl .long</b>	Allocate 32-bit long word(s) of storage with initialized values
<b>ds ds.b rmb .blkb</b>	Allocate bytes of storage without initialization
<b>ds.w .blkw</b>	Allocate bytes of storage without initialization
<b>ds.l .blk1</b>	Allocate 32-bit words of storage without initialization

Address	Bit 7	6	5	4	3	2	1	Bit 0	Name
\$0082	ADPU	AFFC	AWAI	ETRIGLE	ETRIGP	ETRIG	ASCIE	ASCIF	ATDCTL2
\$0083	0	S8C	S4C	S2C	S1C	FIFO	FRZ1	FRZ0	ATDCTL3
\$0084	SRES8	SMP1	SMP0	PRS4	PRS3	PRS2	PRS1	PRS0	ATDCTL4
\$0085	DJM	DSGN	SCAN	MULT	0	CC	CB	CA	ATDCTL5
\$0086	0	ETORF	FIFOR	0	0	CC2	CC1	CC0	ATDSTAT0
\$008B	CCF7	CCF6	CCF5	CCF4	CCF3	CCF2	CCF1	CCF0	ATDSTAT1
\$008D	Bit 7	6	5	4	3	2	1	Bit 0	ATDDIEN
\$0270	PTAD7	PTAD6	PTAD5	PTAD4	PTAD3	PTAD2	PTAD1	PTAD0	PTAD
\$0272	DDRAD7	DDRAD6	DDRAD5	DDRAD4	DDRAD3	DDRAD2	DDRAD1	DDRAD0	DDRAD

address	msb															lsb	Name
\$0090	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR0
\$0092	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR1
\$0094	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR2
\$0096	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR3
\$0098	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR4
\$009A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR5
\$009C	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR6
\$009E	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ATDDR7

address	msb															lsb	Name
\$0044	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	TCNT
\$0050	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	TC0
\$0052	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	TC1
\$0054	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	TC2
\$0056	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	TC3
\$0058	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	TC4
\$005A	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	TC5
\$005C	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	TC6
\$005E	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	TC7

Address	Bit 7	6	5	4	3	2	1	Bit 0	Name
\$0046	TEN	TSWAI	TSBCK	TFFCA	0	0	0	0	TSCR1
\$004D	TOI	0	0	0	TCRE	PR2	PR1	PR0	TSCR2
\$0040	IOS7	IOS6	IOS5	IOS4	IOS3	IOS2	IOS1	IOS0	TIOS
\$004C	C7I	C6I	C5I	C4I	C3I	C2I	C1I	C0I	TIE
\$004E	C7F	C6F	C5F	C4F	C3F	C2F	C1F	C0F	TFLG1
\$004F	TOF	0	0	0	0	0	0	0	TFLG2

**TSCR1** is the first 8-bit timer control register

bit 7 **TEN**, 1 allows the timer to function normally, 0 means disable timer including **TCNT**

**TSCR2** is the second 8-bit timer control register

bits 2,1,0 are **PR2**, **PR1**, **PR0**, which select the rate, let **n** be the 3-bit number formed by **PR2**, **PR1**, **PR0**

without PLL **TCNT** is  $4\text{MHz}/2^n$ , with PLL **TCNT** is  $24\text{MHz}/2^n$ , **n** ranges from 0 to 7

**TIOS** is the 8-bit output compare select register, one bit for each channel (1 = output compare, 0 = input capture)

**TIE** is the 8-bit output compare arm register, one bit for each channel (1 = armed, 0 = disarmed)

Vector Address	Interrupt Source or Trigger flag	Enable	Local Arm
\$FFFE	Reset	none	none
\$FFEE	Timer Channel 0, C0F	I bit	TIE.C0I
\$FFEC	Timer Channel 1, C1F	I bit	TIE.C1I
\$FFEA	Timer Channel 2, C2F	I bit	TIE.C2I
\$FFE8	Timer Channel 3, C3F	I bit	TIE.C3I
\$FFE6	Timer Channel 4, C4F	I bit	TIE.C4I
\$FFE4	Timer Channel 5, C5F	I bit	TIE.C5I
\$FFE2	Timer Channel 6, C6F	I bit	TIE.C6I
\$FFE0	Timer Channel 7, C7F	I bit	TIE.C7I

00	0,X 5b const	10	-16,X 5b const	20	1,+X pre-inc	30	1,+X post-inc	40	0,Y 5b const	50	-16,Y 5b const	60	1,+Y pre-inc	70	1,+Y post-inc	80	0,SP 5b const	90	-16,SP 5b const	A0	1,+SP pre-inc	B0	1,SP+ post-inc	C0	0,PC 5b const	D0	-16,PC 5b const	E0	n,X 5b const	F0	n,SP 5b const
01	1,X 5b const	11	-15,X 5b const	21	2,+X pre-inc	31	2,+X post-inc	41	1,Y 5b const	51	-15,Y 5b const	61	2,+Y pre-inc	71	2,+Y post-inc	81	1,SP 5b const	91	-15,SP 5b const	A1	2,+SP pre-inc	B1	2,SP+ post-inc	C1	1,PC 5b const	D1	-15,PC 5b const	E1	-n,X 5b const	F1	-n,SP 5b const
02	2,X 5b const	12	-14,X 5b const	22	3,+X pre-inc	32	3,+X post-inc	42	2,Y 5b const	52	-14,Y 5b const	62	3,+Y pre-inc	72	3,+Y post-inc	82	2,SP 5b const	92	-14,SP 5b const	A2	3,+SP pre-inc	B2	3,SP+ post-inc	C2	2,PC 5b const	D2	-14,PC 5b const	E2	n,X 5b const	F2	n,SP 5b const
03	3,X 5b const	13	-13,X 5b const	23	4,+X pre-inc	33	4,+X post-inc	43	3,Y 5b const	53	-13,Y 5b const	63	4,+Y pre-inc	73	4,+Y post-inc	83	3,SP 5b const	93	-13,SP 5b const	A3	4,+SP pre-inc	B3	4,SP+ post-inc	C3	3,PC 5b const	D3	-13,PC 5b const	E3	[n,X] 16b indir	F3	[n,SP] 16b indir
04	4,X 5b const	14	-12,X 5b const	24	5,+X pre-inc	34	5,+X post-inc	44	4,Y 5b const	54	-12,Y 5b const	64	5,+Y pre-inc	74	5,+Y post-inc	84	4,SP 5b const	94	-12,SP 5b const	A4	5,+SP pre-inc	B4	5,SP+ post-inc	C4	4,PC 5b const	D4	-12,PC 5b const	E4	A,X A.offset	F4	A,SP A.offset
05	5,X 5b const	15	-11,X 5b const	25	6,+X pre-inc	35	6,+X post-inc	45	5,Y 5b const	55	-11,Y 5b const	65	6,+Y pre-inc	75	6,+Y post-inc	85	5,SP 5b const	95	-11,SP 5b const	A5	6,+SP pre-inc	B5	6,SP+ post-inc	C5	5,PC 5b const	D5	-11,PC 5b const	E5	B,X B.offset	F5	B,SP B.offset
06	6,X 5b const	16	-10,X 5b const	26	7,+X pre-inc	36	7,+X post-inc	46	6,Y 5b const	56	-10,Y 5b const	66	7,+Y pre-inc	76	7,+Y post-inc	86	6,SP 5b const	96	-10,SP 5b const	A6	7,+SP pre-inc	B6	7,SP+ post-inc	C6	6,PC 5b const	D6	-10,PC 5b const	E6	D,X D.offset	F6	D,SP D.offset
07	7,X 5b const	17	-9,X 5b const	27	8,+X pre-inc	37	8,+X post-inc	47	7,Y 5b const	57	-9,Y 5b const	67	8,+Y pre-inc	77	8,+Y post-inc	87	7,SP 5b const	97	-9,SP 5b const	A7	8,+SP pre-inc	B7	8,SP+ post-inc	C7	7,PC 5b const	D7	-9,PC 5b const	E7	[D,X] D.indirect	F7	[D,SP] D.indirect
08	8,X 5b const	18	-8,X 5b const	28	8,-X pre-dec	38	8,-X post-dec	48	8,Y 5b const	58	-8,Y 5b const	68	8,-Y pre-dec	78	8,-Y post-dec	88	8,SP 5b const	98	-8,SP 5b const	A8	8,-SP pre-dec	B8	8,SP- post-dec	C8	8,PC 5b const	D8	-8,PC 5b const	E8	n,Y 5b const	F8	n,PC 5b const
09	9,X 5b const	19	-7,X 5b const	29	7,-X pre-dec	39	7,-X post-dec	49	9,Y 5b const	59	-7,Y 5b const	69	7,-Y pre-dec	79	7,-Y post-dec	89	9,SP 5b const	99	-7,SP 5b const	A9	7,-SP pre-dec	B9	7,SP- post-dec	C9	9,PC 5b const	D9	-7,PC 5b const	E9	-n,Y 5b const	F9	-n,PC 5b const
0A	10,X 5b const	1A	-6,X 5b const	2A	6,-X pre-dec	3A	6,-X post-dec	4A	10,Y 5b const	5A	-6,Y 5b const	6A	6,-Y pre-dec	7A	6,-Y post-dec	8A	10,SP 5b const	9A	-6,SP 5b const	AA	6,-SP pre-dec	BA	6,SP- post-dec	CA	10,PC 5b const	DA	-6,PC 5b const	EA	n,Y 5b const	FA	n,PC 5b const
0B	11,X 5b const	1B	-5,X 5b const	2B	5,-X pre-dec	3B	5,-X post-dec	4B	11,Y 5b const	5B	-5,Y 5b const	6B	5,-Y pre-dec	7B	5,-Y post-dec	8B	11,SP 5b const	9B	-5,SP 5b const	AB	5,-SP pre-dec	BB	5,SP- post-dec	CB	11,PC 5b const	DB	-5,PC 5b const	EB	[n,Y] 16b indir	FB	[n,PC] 16b indir
0C	12,X 5b const	1C	-4,X 5b const	2C	4,-X pre-dec	3C	4,-X post-dec	4C	12,Y 5b const	5C	-4,Y 5b const	6C	4,-Y pre-dec	7C	4,-Y post-dec	8C	12,SP 5b const	9C	-4,SP 5b const	AC	4,-SP pre-dec	BC	4,SP- post-dec	CC	12,PC 5b const	DC	-4,PC 5b const	EC	A,Y A.offset	FC	A,PC A.offset
0D	13,X 5b const	1D	-3,X 5b const	2D	3,-X pre-dec	3D	3,-X post-dec	4D	13,Y 5b const	5D	-3,Y 5b const	6D	3,-Y pre-dec	7D	3,-Y post-dec	8D	13,SP 5b const	9D	-3,SP 5b const	AD	3,-SP pre-dec	BD	3,SP- post-dec	CD	13,PC 5b const	DD	-3,PC 5b const	ED	B,Y B.offset	FD	B,PC B.offset
0E	14,X 5b const	1E	-2,X 5b const	2E	2,-X pre-dec	3E	2,-X post-dec	4E	14,Y 5b const	5E	-2,Y 5b const	6E	2,-Y pre-dec	7E	2,-Y post-dec	8E	14,SP 5b const	9E	-2,SP 5b const	AE	2,-SP pre-dec	BE	2,SP- post-dec	CE	14,PC 5b const	DE	-2,PC 5b const	EE	D,Y D.offset	FE	D,PC D.offset
0F	15,X 5b const	1F	-1,X 5b const	2F	1,-X pre-dec	3F	1,-X post-dec	4F	15,Y 5b const	5F	-1,Y 5b const	6F	1,-Y pre-dec	7F	1,-Y post-dec	8F	15,SP 5b const	9F	-1,SP 5b const	AF	1,-SP pre-dec	BF	1,SP- post-dec	CF	15,PC 5b const	DF	-1,PC 5b const	EF	[D,Y] D.indirect	FF	[D,PC] D.indirect

Addr	Bit 7	6	5	4	3	2	1	Bit 0	Name
\$00C8	BTST	BSPL	BRLD	SBR12	SBR11	SBR10	SBR9	SBR8	SCIBD
\$00C9	SBR7	SBR6	SBR5	SBR4	SBR3	SBR2	SBR1	SBR0	
\$00CB	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK	SCICR2
\$00CC	TDRE	TC	RDRF	IDLE	OR	NF	FE	PF	SCISR1
\$00CF	R7T7	R6T6	R5T5	R4T4	R3T3	R2T2	R1T1	R0T0	SCIDRL

**SCIBD** is 16-bit SCI baud rate register, let **n** be the 16-bit number Baud rate is 250 kHz/**n**

**SCICR2** is 8-bit SCI control register

- bit 7 TIE, Transmit Interrupt Enable, 0 = TDRE interrupts disabled, 1 = interrupt whenever TDRE set
- bit 5 RIE, Receiver Interrupt Enable, 0 = RDRF interrupts disabled, 1 = interrupt whenever RDRF set
- bit 3 TE, Transmitter Enable, 0 = Transmitter disabled, 1 = SCI transmit logic is enabled
- bit 2 RE, Receiver Enable, 0 = Receiver disabled, 1 = Enables the SCI receive circuitry.

**SCISR1** is 8-bit SCI status register

- bit 7 TDRE, Transmit Data Register Empty Flag
  - Set if transmit data can be written to SCDR
  - Cleared by **SCISR1** read with TDRE set followed by **SCIDRL** write.
- bit 5 RDRF, Receive Data Register Full
  - set if a received character is ready to be read from **SCIDRL**
  - Clear the RDRF flag by reading **SCISR1** with RDRF set and then reading **SCIDRL** .

## STY

Operation:  $(Y_H : Y_L) \Rightarrow M : M + 1$

Description: Stores the content of index register Y in memory. The most significant byte of Y is stored at the specified address, and the least significant byte of Y is stored at the next higher byte address (the specified address plus one).

Source Form	Address Mode	Object Code
STY <i>opr8a</i>	DIR	5D dd
STY <i>opr16a</i>	EXT	7D hh ll
STY <i>opr0,xysp</i>	IDX	6D xb
STY <i>opr8,xysp</i>	IDX1	6D xb ff
STY <i>opr16,xysp</i>	IDX2	6D xb ee ff
STY [D, <i>xysp</i> ]	[D,IDX]	6D xb
STY [ <i>opr16,xysp</i> ]	[IDX2]	6D xb ee ff

## BSR

Operation:  $(SP) - \$0002 \Rightarrow SP$   
 $RTN_H : RTN_L \Rightarrow M_{(SP)} : M_{(SP+1)}$   
 $(PC) + Rel \Rightarrow PC$

Description: Sets up conditions to return to normal program flow, then transfers control to a subroutine. Uses the address of the instruction after the BSR as a return address.

Source Form	Address Mode	Object Code
BSR <i>rel8</i>	REL	07 rr