

First: \_\_\_\_\_ Last: \_\_\_\_\_

This is a closed book exam. You must put your answers on pages 1,2,3,4 only. You have 50 minutes, so allocate your time accordingly. Show your work, and put your answers in the boxes. **Please read the entire quiz before starting.**

**(5) Question 1.** The format is 8-bit signed. What is the hexadecimal representation of the value -50?

**(5) Question 2.** When you add two 8-bit signed numbers an overflow error can occur. Which of the following techniques can be used to handle the problem of overflow? If there is more than one answer, give all answers that could work.

- A) Mask the data
- B) Make it friendly.
- C) Use interrupts.
- D) Implement ceiling and floor.
- E) Add drop out.
- F) Use promotion.
- G) Use demotion.
- H) Use unsigned math.
- I) Make it nonvolatile.

**(5) Question 3.** Consider the following two instructions

```
ldab #-2
subb #250
```

What will be the value of the overflow (V) bit?

What will be the value of the carry (C) bit?

(10) **Question 4.** Use a 7406 to interface an LED to PT5 of the 9S12. The desired operating point is 2.5V at 20 mA. At 20mA you can assume the  $V_{OL}$  of the 7406 will be 0.5 V.

(10) **Question 5.** Consider the following piece of code that starts at **main**

<b>\$5000 08</b>	<b>Addl inx</b>		
<b>\$5001 3D</b>	<b>rts</b>	<b>\$3FFB</b>	<input style="width: 100%; height: 20px;" type="text"/>
<b>\$5002 CF4000</b>	<b>main lds #\$4000</b>		
<b>\$5005 CE000A</b>	<b>ldx #10</b>	<b>\$3FFC</b>	<input style="width: 100%; height: 20px;" type="text"/>
<b>\$5008 34</b>	<b>loop pshx</b>		
<b>\$5009 07F5</b>	<b>bsr Addl</b>	<b>\$3FFD</b>	<input style="width: 100%; height: 20px;" type="text"/>
<b>\$500B 30</b>	<b>pulx</b>		
<b>\$500C 0435F9</b>	<b>dbne x,loop</b>	<b>\$3FFE</b>	<input style="width: 100%; height: 20px;" type="text"/>
<b>\$500F 183E</b>	<b>stop</b>		
<b>\$FFFE</b>	<b>org \$FFFE</b>	<b>\$3FFF</b>	<input style="width: 100%; height: 20px;" type="text"/>
<b>\$FFFE 5002</b>	<b>fdb main</b>		

Part a) Think about how this program executes up to and including the first execution of **inx**

Fill in specific hexadecimal bytes that are pushed on the stack.

Using an arrow, label to which box the SP points.

Your solution may or may not use all the boxes.

Part b) How many times is the subroutine called after reset and before stop?

(5) **Question 6.** Assume PC is \$5000, Register D is initially \$2233, and Register X is \$3000. You may assume all RAM locations are initially 0. Show the simplified bus cycles occurring when the **std** instruction is executed. In the “**changes**” column, specify which registers get modified during that cycle, and the corresponding new values. Do not worry about changes to the CCR. *Just show the one instruction.*

**\$5000 6C02          std 2,x**

R/W	Addr	Data	Changes to D,X,Y,S,PC,IR,EAR

For questions 7, 8, and 9, don't worry about establishing the reset vector, creating a main program, or initializing the stack pointer. You may use the following definitions

```
PTT equ $0240
```

```
DDRT equ $0242
```

(20) **Question 7.** Assume a positive logic switch is connected to PT6, and the direction register is properly initialized. Write an assembly code that waits until the switch is pressed.

(20) **Question 8.** Assume **Buffer** is an array of 100 16-bit numbers, located in RAM. Write assembly code that initializes all numbers to its index value. Implement the following C (you can implement the result without making it precisely match the C code)

```
for(i=0; i<100; i++)  
    Buffer[i] = i;
```

**(20) Question 9.** Assume Register B contains an 8-bit signed number, which is the input parameter to the subroutine. Assume Port T bit 5 is an output to an LED. Write an assembly language subroutine that tests Reg B, if it is greater than 100, turn on the LED, otherwise do not change the LED. Full credit will be given to a friendly solution

```
;***** turn on LED if RegB>100 *****  
;Inputs:  RegB is a signed 8-bit number,  
;Outputs: none  
LEDout
```

aba	8-bit add RegA=RegA+RegB	dey	16-bit decrement RegY
abx	unsigned add RegX=RegX+RegB	ediv	RegY=(Y:D)/RegX, unsigned divide
aby	unsigned add RegY=RegY+RegB	edivs	RegY=(Y:D)/RegX, signed divide
adca	8-bit add with carry to RegA	emacs	16 by 16 signed mult, 32-bit add
adcb	8-bit add with carry to RegB	emaxd	16-bit unsigned maximum in RegD
adda	8-bit add to RegA	emaxm	16-bit unsigned maximum in memory
addb	8-bit add to RegB	emind	16-bit unsigned minimum in RegD
addd	16-bit add to RegD	eminm	16-bit unsigned minimum in memory
anda	8-bit logical and to RegA	emul	RegY:D=RegY*RegD unsigned mult
andb	8-bit logical and to RegB	emuls	RegY:D=RegY*RegD signed mult
andcc	8-bit logical and to RegCC	eora	8-bit logical exclusive or to RegA
asl/lsl	8-bit left shift Memory	eorb	8-bit logical exclusive or to RegB
asla/lsla	8-bit left shift RegA	etbl	16-bit look up and interpolation
aslb/lslb	8-bit left shift RegB	exg	exchange register contents
asld/lslld	16-bit left shift RegD		exg X,Y
asr	8-bit arith right shift Memory	fdiv	unsigned fract div, X=(65536*D)/X
asra	8-bit arith right shift to RegA	ibeq	increment and branch if result=0
asrb	8-bit arith right shift to RegB		ibeq Y,loop
bcc	branch if carry clear	ibne	increment and branch if result#0
bclr	bit clear in memory		ibne A,loop
	bclr PTT,#\$01	idiv	16-bit unsigned div, X=D/X, D=rem
bcs	branch if carry set	idivs	16-bit signed divide, X=D/X, D=rem
beq	branch if result is zero (Z=1)	inc	8-bit increment memory
bge	branch if signed >=	inca	8-bit increment RegA
bgnd	enter background debug mode	incb	8-bit increment RegB
bgt	branch if signed >	ins	16-bit increment RegSP
bhi	branch if unsigned >	inx	16-bit increment RegX
bhs	branch if unsigned >=	iny	16-bit increment RegY
bita	8-bit and with RegA, sets CCR	jmp	jump always
bitb	8-bit and with RegB, sets CCR	jsr	jump to subroutine
ble	branch if signed <=	lbcc	long branch if carry clear
blo	branch if unsigned <	lbcs	long branch if carry set
bls	branch if signed <=	lbeq	long branch if result is zero
blt	branch if signed <	lbge	long branch if signed >=
bmi	branch if result is negative (N=1)	lbgt	long branch if signed >
bne	branch if result is nonzero (Z=0)	lbhi	long branch if unsigned >
bpl	branch if result is positive (N=0)	lbhs	long branch if unsigned >=
bra	branch always	lble	long branch if signed <=
brclr	branch if bits are clear	lblo	long branch if unsigned <
	brclr PTT,#\$01,loop	lbls	long branch if signed <=
brn	branch never	blt	long branch if signed <
brset	branch if bits are set	lbmi	long branch if result is negative
	brset PTT,#\$01,loop	lbne	long branch if result is nonzero
bset	bit set clear in memory	lbpl	long branch if result is positive
	bset PTT,#\$04	lbra	long branch always
bsr	branch to subroutine	lbrn	long branch never
bvc	branch if overflow clear	lbvc	long branch if overflow clear
bvs	branch if overflow set	lbvs	long branch if overflow set
call	subroutine in expanded memory	ldaa	8-bit load memory into RegA
cba	8-bit compare RegA with RegB	ldab	8-bit load memory into RegB
clc	clear carry bit, C=0	ldd	16-bit load memory into RegD
cli	clear I=0, enable interrupts	lds	16-bit load memory into RegSP
clr	8-bit memory clear	ldx	16-bit load memory into RegX
clra	RegA clear	ldy	16-bit load memory into RegY
clrb	RegB clear	leas	16-bit load effective addr to SP
clv	clear overflow bit, V=0	leax	16-bit load effective addr to X
cmpa	8-bit compare RegA with memory	leay	16-bit load effective addr to Y
cmpb	8-bit compare RegB with memory	lsr	8-bit logical right shift memory
com	8-bit logical complement to memory	lsra	8-bit logical right shift RegA
coma	8-bit logical complement to RegA	lsrb	8-bit logical right shift RegB
comb	8-bit logical complement to RegB	lsrd	16-bit logical right shift RegD
cpd	16-bit compare RegD with memory	maxa	8-bit unsigned maximum in RegA
cpx	16-bit compare RegX with memory	maxm	8-bit unsigned maximum in memory
cpy	16-bit compare RegY with memory	mem	determine the membership grade
daa	8-bit decimal adjust accumulator	mina	8-bit unsigned minimum in RegA
dbeq	decrement and branch if result=0	minm	8-bit unsigned minimum in memory
	dbeq Y,loop	movb	8-bit move memory to memory
dbne	decrement and branch if result#0		movb #100,PTT
	dbne A,loop	movw	16-bit move memory to memory
dec	8-bit decrement memory		movw #13,SCIBD
deca	8-bit decrement RegA	mul	RegD=RegA*RegB
decb	8-bit decrement RegB	neg	8-bit 2's complement negate memory
des	16-bit decrement RegSP	nega	8-bit 2's complement negate RegA
dex	16-bit decrement RegX	negb	8-bit 2's complement negate RegB

```

oraa 8-bit logical or to RegA
orab 8-bit logical or to RegB
orcc 8-bit logical or to RegCC
psha push 8-bit RegA onto stack
pshb push 8-bit RegB onto stack
pshc push 8-bit RegCC onto stack
pshd push 16-bit RegD onto stack
pshx push 16-bit RegX onto stack
pshy push 16-bit RegY onto stack
pula pop 8 bits off stack into RegA
pulb pop 8 bits off stack into RegB
pulc pop 8 bits off stack into RegCC
puld pop 16 bits off stack into RegD
pulx pop 16 bits off stack into RegX
puly pop 16 bits off stack into RegY
rev Fuzzy logic rule evaluation
revw weighted Fuzzy rule evaluation
rol 8-bit roll shift left Memory
rola 8-bit roll shift left RegA
rolb 8-bit roll shift left RegB
ror 8-bit roll shift right Memory
rora 8-bit roll shift right RegA
rorb 8-bit roll shift right RegB
rtc return sub in expanded memory
rti return from interrupt
rts return from subroutine
sba 8-bit subtract RegA-RegB
sbca 8-bit sub with carry from RegA
sbc 8-bit sub with carry from RegB
sec set carry bit, C=1
sei set I=1, disable interrupts
sev set overflow bit, V=1
sex sign extend 8-bit to 16-bit reg
    sex B,D

staa 8-bit store memory from RegA
stab 8-bit store memory from RegB
std 16-bit store memory from RegD
sts 16-bit store memory from SP
stx 16-bit store memory from RegX
sty 16-bit store memory from RegY
suba 8-bit sub from RegA
subb 8-bit sub from RegB
subd 16-bit sub from RegD
swi software interrupt, trap
tab transfer A to B
tap transfer A to CC
tba transfer B to A
tbeq test and branch if result=0
    tbeq Y,loop
tbl 8-bit look up and interpolation
tbne test and branch if result#0
    tbne A,loop
tfr transfer register to register
    tfr X,Y
tpa transfer CC to A
trap illegal instruction interrupt
trap illegal op code, or software trap
tst 8-bit compare memory with zero
tsta 8-bit compare RegA with zero
tstb 8-bit compare RegB with zero
tsx transfer S to X
tsy transfer S to Y
txs transfer X to S
tys transfer Y to S
wai wait for interrupt
wav weighted Fuzzy logic average
xgdx exchange RegD with RegX
xgdy exchange RegD with RegY
    
```

example	addressing mode	Effective Address
<b>ldaa #u</b>	immediate	No EA
<b>ldaa u</b>	direct	EA is 8-bit address (0 to 255)
<b>ldaa U</b>	extended	EA is a 16-bit address
<b>ldaa m,r</b>	5-bit index	EA=r+m (-16 to 15)
<b>ldaa v,+r</b>	pre-increment	r=r+v, EA=r (1 to 8)
<b>ldaa v,-r</b>	pre-decrement	r=r-v, EA=r (1 to 8)
<b>ldaa v,r+</b>	post-increment	EA=r, r=r+v (1 to 8)
<b>ldaa v,r-</b>	post-decrement	EA=r, r=r-v (1 to 8)
<b>ldaa A,r</b>	Reg A offset	EA=r+A, zero padded
<b>ldaa B,r</b>	Reg B offset	EA=r+B, zero padded
<b>ldaa D,r</b>	Reg D offset	EA=r+D
<b>ldaa q,r</b>	9-bit index	EA=r+q (-256 to 255)
<b>ldaa W,r</b>	16-bit index	EA=r+W (-32768 to 65535)
<b>ldaa [D,r]</b>	D indirect	EA={r+D}
<b>ldaa [W,r]</b>	indirect	EA={r+W} (-32768 to 65535)

Freescale 9S12 addressing modes **r** is **X, Y, SP, or PC**

Pseudo op	meaning
<b>org</b>	Specific absolute address to put subsequent object code
<b>= equ</b>	Define a constant symbol
<b>set</b>	Define or redefine a constant symbol
<b>dc.b db fcb .byte</b>	Allocate byte(s) of storage with initialized values
<b>fcc</b>	Create an ASCII string (no termination character)
<b>dc.w dw fdb .word</b>	Allocate word(s) of storage with initialized values
<b>dc.l dl .long</b>	Allocate 32-bit long word(s) of storage with initialized values
<b>ds ds.b rmb .blkb</b>	Allocate bytes of storage without initialization
<b>ds.w .blkw</b>	Allocate bytes of storage without initialization
<b>ds.l .blkl</b>	Allocate 32-bit words of storage without initialization

# STD

## Store Double Accumulator

# STD

**Operation:**  $(A : B) \Rightarrow M : M + 1$

**Description:** Stores the content of double accumulator D in memory location  $M : M + 1$ . The content of D is unchanged.

Source Form	Address Mode	Object Code	HCS12 Access Detail
STD opr8a	DIR	5C dd	PW
STD opr16a	EXT	7C hh ll	PWO
STD oprx0_xysp	IDX	6C xb	PW
STD oprx9,xyssp	IDX1	6C xb ff	PWO
STD oprx16,xyssp	IDX2	6C xb ee ff	PWP

# BSR

## Branch to Subroutine

# BSR

**Operation:**  $(SP) - \$0002 \Rightarrow SP$   
 $RTNH : RTNL \Rightarrow M(SP) : M(SP+1)$   
 $(PC) + Rel \Rightarrow PC$

**Description:** Sets up conditions to return to normal program flow, then transfers control to a subroutine. Uses the address of the instruction after the BSR as a return address. Decrements the SP by two, to allow the two bytes of the return address to be stacked. Stacks the return address (the SP points to the high-order byte of the return address). Branches to a location determined by the branch offset. Subroutines are normally terminated with an RTS instruction, which restores the return address from the stack.

Source Form	Address Mode	Object Code	Access Detail HCS12
BSR rel8	REL	07 rr	SPPP

# RTS

## Return from Subroutine

# RTS

**Operation:**  $(M(SP) : M(SP+1)) \Rightarrow PCH : PCL; (SP) + \$0002 \Rightarrow SP$

**Description:** Restores context at the end of a subroutine. Loads the program counter with a 16-bit value pulled from the stack and increments the stack pointer by two. Program execution continues at the address restored from the stack.

Source Form	Address Mode	Object Code	Access Detail HCS12
RTS	INH	3D	UFPPP

# SUBB

Subtract B

# SUBB

**Operation:**  $(B) - (M) \Rightarrow B$ **Description:** Subtracts the content of memory location M from the content of accumulator B and places the result in B. For subtraction instructions, the C status bit represents a borrow.

N: Set if MSB of result is set; cleared otherwise

Z: Set if result is \$00; cleared otherwise

V:  $B7 \cdot \overline{M7} \cdot \overline{R7} + \overline{B7} \cdot M7 \cdot R7$ 

Set if a two's complement overflow resulted from the operation; cleared otherwise

C:  $\overline{B7} \cdot M7 + M7 \cdot R7 + R7 \cdot \overline{B7}$ 

Set if the value of the content of memory is larger than the value of the accumulator; cleared otherwise

Source Form	Address Mode	Object Code	Access Detail
			HCS12
SUBB #opr8i	IMM	C0 ii	P
SUBB opr8a	DIR	D0 dd	rPf
SUBB opr16a	EXT	F0 hh ll	rPO
SUBB oprx0_xysp	IDX	E0 xb	rPf
SUBB oprx9_xysp	IDX1	E0 xb ff	rPO
SUBB oprx16_xysp	IDX2	E0 xb ee ff	frPP
SUBB [D,xysp]	[D,IDX]	E0 xb	fIfrPf
SUBB [oprx16,xysp]	[IDX2]	E0 xb ee ff	fIPrPf