Page 1

First:_____ Last:___

This is a closed book exam. You must put your answers on pages 1,2,3,4 only. You have 50 minutes, so allocate your time accordingly. Show your work, and put your answers in the boxes. Please read the entire quiz before starting.

(5) Question 1. The format is 8-bit signed. What is the hexadecimal representation of the value -50?

(5) Question 2. When you add two 8-bit signed numbers an overflow error can occur. Which of the following techniques can be used to handle the problem of overflow? If there is more than one answer, give all answers that could work.


A) Mask the data

- B) Make it friendly.
- C) Use interrupts.
- D) Implement ceiling and floor.
- E) Add drop out.
- F) Use promotion.
- G) Use demotion.
- H) Use unsigned math.
- I) Make it nonvolatile.

(5) Question 3. Consider the following two instructions ldab #-2 subb #250

What will be the value of the overflow (V) bit?

What will be the value of the carry (C) bit?





		L
		L
		L
		L
		L
		L
		L
		L
		L
		н

(10) Question 4. Use a 7406 to interface an LED to PT5 of the 9S12. The desired operating point is 2.5V at 20 mA. At 20mA you can assume the V_{OL} of the 7406 will be 0.5 V.

(10) Question 5. Consider the following piece of code that starts at main

\$5000	08	Add1	inx			
\$5001	3D		rts		\$3FFB	
\$5002	CF4000	main	lds	#\$4000	ψ511D	
\$5005	CE000A		ldx	#10	\$3FFC	
\$5008	34	loop	pshx		ψσττe	
\$5009	07F5		bsr	Add1	\$3FFD	
\$500B	30		pulx		ψυττ D	
\$500C	0435F9		dbne	x,loop	\$3FFE	
\$500F	183E		stop		1 -	
\$FFFE			org	\$FFFE	\$3FFF	
\$FFFE	5002		fdb	main	·	

Part a) Think about how this program executes up to and including the first execution of **inx** Fill in specific hexadecimal bytes that are pushed on the stack. Using an arrow, label to which box the SP points.

Your solution may or may not use all the boxes.

Part b) How many times is the subroutine called after reset and before stop?

(5) Question 6. Assume PC is \$5000, Register D is initially \$2233, and Register X is \$3000. You may assume all RAM locations are initially 0. Show the simplified bus cycles occurring when the **std** instruction is executed. In the "changes" column, specify which registers get modified during that cycle, and the corresponding new values. Do not worry about changes to the CCR. *Just show the one instruction*.

\$5000	6C02	std 2,	κ
R/W	Addr	Data	Changes to D,X,Y,S,PC,IR,EAR

For questions 7 8, and 9, don't worry about establishing the reset vector, creating a main program, or initializing the stack pointer. You may use the following definitions

PTT equ \$0240

DDRT equ \$0242

(20) Question 7. Assume a positive logic switch is connected to PT6, and the direction register is properly initialized. Write an assembly code that waits until the switch is pressed.

(20) Question 8. Assume Buffer is an array of 100 16-bit numbers, located in RAM. Write assembly code that initializes all numbers to its index value. Implement the following C (you can implement the result without making it precisely match the C code)

for(i=0; i<100; i++)
Buffer[i] = i;</pre>

(20) Question 9. Assume Register B contains an 8-bit signed number, which is the input parameter to the subroutine. Assume Port T bit 5 is an output to an LED. Write an assembly language subroutine that tests Reg B, if it is greater than 100, turn on the LED, otherwise do not change the LED. Full credit will be given to a friendly solution

aba abx abv adca 8-bit add with carry to RegA adca 8-bit add with carry to KegA adcb 8-bit add with carry to RegB adda 8-bit add to RegA addb 8-bit add to RegB addd 16-bit add to RegD anda 8-bit logical and to RegA andb 8-bit logical and to RegB andcc 8-bit logical and to RegCC asl/lsl 8-bit left shift Memory asla/lsla 8-bit left shift RegA aslb/lslb 8-bit left shift RegB asld/lsld 16-bit left shift RegD asr 8-bit arith right shift Memory asra 8-bit arith right shift to RegA asrb 8-bit arith right shift to RegB bcc branch if carry clear bclr bit clear in memory bclr PTT,#\$01 bcs branch if carry set beq branch if result is zero (Z=1) bge branch if signed ≥ bgnd enter background debug mode bgt branch if signed > branch if unsigned > bhi bhs bita 8-bit and with RegA, sets CCR bitb 8-bit and with RegB, sets CCR ble branch if signed \leq blo branch if unsigned < bls blt branch if signed < bmi bne bpl branch if result is positive (N=0) branch always bra brclr branch if bits are clear brclr PTT,#\$01,loop brn branch never brset branch if bits are set brset PTT,#\$01,loop bset bit set clear in memory bset PTT,#\$04 bsr branch to subroutine bvc branch if overflow clear DSTDraich to Subjectinebvcbranch if overflow clearbvsbranch if overflow setcallsubroutine in expanded memorycba8-bit compare RegA with RegBclcclear carry bit, C=0cliclear I=0, enable interruptsclraRegA clearclraRegA clearclrbRegB with memorycmpa 8-bit compare RegB with memorycoma 8-bit logical complement to memorycoma 8-bit logical complement to RegAcomb 8-bit logical complement to RegBcomb 8-bit compare RegD with memorycomb 8-bit logical complement to RegBcomb 8-bit logical compare RegY with memorycomb 8-bit logical compare RegY with memorycomb 8-bit lo dbeq decrement and branch if result=0 dbeq Y,loop dbne decrement and branch if result $\neq 0$ dbne A,loop dec 8-bit decrement memory deca 8-bit decrement RegA decb 8-bit decrement RegB des 16-bit decrement RegSP dex 16-bit decrement RegX

8-bit add RegA=RegA+RegBdey16-bit decrement RegYunsigned add RegX=RegX+RegBedivRegY=(Y:D)/RegX, unsigned divideunsigned add RegY=RegY+RegBedivsRegY=(Y:D)/RegX, signed divide8-bit add with carry to RegAemacs16 by 16 signed mult, 32-bit add8-bit add to RegAemaxm16-bit unsigned maximum in RegD8-bit add to RegBemind16-bit unsigned maximum in memory emind 16-bit unsigned minimum in RegD eminm 16-bit unsigned minimum in NegD emul RegY:D=RegY*RegD unsigned mult emuls RegY:D=RegY*RegD signed mult eora 8-bit logical exclusive or to RegA eorb 8-bit logical exclusive or to RegB etbl 16-bit look up and interpolation exg exchange register contents exg X,Y fdiv unsigned fract div, X=(65536*D)/X ibeq increment and branch if result=0 ibeq Y,loop ibne increment and branch if result≠0 ibne A,loop idiv 16-bit unsigned div, X=D/X, D=rem idiv 16-bit unsigned div, X=D/X, D=rem inc 8-bit increment memory inca 8-bit increment RegA incb 8-bit increment RegB ins 16-bit increment RegSP branch if unsigned > branch if unsigned > branch if unsigned ≥ 8-bit and with RegA, sets CCR branch if signed ≤ branch if signed ≤ branch if unsigned ≤ branch if unsigned ≤ branch if signed < branch if signed < branch if result is negative (N=1) branch if result is positive (N=0) branch always branch always inx 16-bit increment RegX iny 16-bit increment RegY lble long branch if signed ≤ lblo long branch if unsigned < lbls long branch if unsigned ≤ lblt long branch if signed <
lbmi long branch if result is negative</pre> lbne long branch if result is nonzero lbpl long branch if result is positive lbra long branch always lbrn long branch never lbvc long branch if overflow clear lbvs long branch if overflow set ldaa 8-bit load memory into RegA minm 8-bit unsigned minimum in memory movb 8-bit move memory to memory movb #100,PTT movw 16-bit move memory to memory movw #13,SCIBD mul RegD=RegA*RegB neg 8-bit 2's complement negate memor nega 8-bit 2's complement negate RegA negb 8-bit 2's complement negate RegB 8-bit 2's complement negate memory

oraa	8-bit logical or to RegA
orab	8-bit logical or to RegB
orcc	8-bit logical or to RegCC
psha	push 8-bit RegA onto stack
pshb	push 8-bit RegB onto stack
pshc	push 8-bit RegCC onto stack
pshd	push 16-bit RegD onto stack
pshx	push 16-bit RegX onto stack
pshy	push 16-bit RegY onto stack
pula	pop 8 bits off stack into RegA
pulb	pop 8 bits off stack into RegB
pulc	pop 8 bits off stack into RegCC
puld	pop 16 bits off stack into RegD
pulx	pop 16 bits off stack into RegX
puly	pop 16 bits off stack into RegY
rev	Fuzzy logic rule evaluation
revw	weighted Fuzzy rule evaluation
rol	8-bit roll shift left Memory
rola	8-bit roll shift left RegA
rolb	8-bit roll shift left RegB
ror	8-bit roll shift right Memory
rora	8-bit roll shift right RegA
rorb	8-bit roll shift right RegB
rtc	return sub in expanded memory
rti rts	return from interrupt return from subroutine
sba	8-bit subtract RegA-RegB
sba sbca	8-bit sub with carry from RegA
sbca	8-bit sub with carry from RegB
sec	set carry bit, C=1
sei	set I=1, disable interrupts
sev	set overflow bit, V=1
sex	sign extend 8-bit to 16-bit reg
0.011	sex B,D

staa	8-bit store memory from RegA
stab	8-bit store memory from RegB
std	16-bit store memory from RegD
sts	16-bit store memory from SP
stx	16-bit store memory from RegX
stv	
suba	8-bit sub from RegA
	8-bit sub from RegB
subd	2
swi	software interrupt, trap
tab	transfer A to B
tap	transfer A to CC
tba	transfer B to A
tbeq	test and branch if result=0
	tbeq Y,loop
tbl	8-bit look up and interpolation
tbne	test and branch if result≠0
	tbne A,loop
tfr	transfer register to register
	tfr X,Y
tpa	transfer CC to A
trap	illegal instruction interrupt
trap	illegal op code, or software trap
tst	8-bit compare memory with zero
tsta	8-bit compare RegA with zero
tstb	
tsx	transfer S to X
tsv	
txs	
tys	transfer Y to S
wai	wait for interrupt
war wav	weighted Fuzzy logic average
	exchange RegD with RegX
xydy	exchange RegD with RegY

example	addressing mode	Effective Address
ldaa #u	immediate	No EA
ldaa u	direct	EA is 8-bit address (0 to 255)
ldaa U	extended	EA is a 16-bit address
ldaa m,r	5-bit index	EA=r+m (-16 to 15)
ldaa v,+r	pre-increment	r=r+v, EA=r (1 to 8)
ldaa v,-r	pre-decrement	r=r-v, EA=r (1 to 8)
ldaa v,r+	post-increment	EA=r, $r=r+v$ (1 to 8)
ldaa v,r-	post-decrement	EA=r, $r=r-v$ (1 to 8)
ldaa A,r	Reg A offset	EA=r+A, zero padded
ldaa B,r	Reg B offset	EA=r+B, zero padded
ldaa D,r	Reg D offset	EA=r+D
ldaa q,r	9-bit index	EA=r+q (-256 to 255)
ldaa W,r	16-bit index	EA=r+W (-32768 to 65535)
ldaa [D,r]	D indirect	$EA=\{r+D\}$
ldaa [W,r]	indirect	$EA=\{r+W\}$ (-32768 to 65535)

Freescale 9S12 addressing modes **r** is **X**, **Y**, **SP**, or **PC**

Pse	udo oj	р		meaning
org				Specific absolute address to put subsequent object code
=	equ			Define a constant symbol
set				Define or redefine a constant symbol
dc.b	db	fcb	.byte	Allocate byte(s) of storage with initialized values
fcc				Create an ASCII string (no termination character)
dc.w	dw	fdb	.word	Allocate word(s) of storage with initialized values
dc.l	dl		.long	Allocate 32-bit long word(s) of storage with initialized values
ds	ds.	b rmb	.blkb	Allocate bytes of storage without initialization
ds.w			.blkw	Allocate bytes of storage without initialization
ds.l			.blkl	Allocate 32-bit words of storage without initialization

STD

STD

Store Double Accumulator

Operation: Description:

 $(A : B) \Rightarrow M : M + 1$ Stores the content of double accumulator D in memory location M : M + 1. The content of D is unchanged.

Source Form	Address Mode	Object Code	HCS12 Access Detail
STD opr8a	DIR	5C dd	PW
STD opr16a	EXT	7C hh 11	PWO
STD oprx0_xysp	IDX	6C xb	PW
STD oprx9,xyssp	IDX1	6C xb ff	PWO
STD oprx16,xysp	IDX2	6C xb ee ff	PWP

BSR

Branch to Subroutine

BSR

Operation:

 $\begin{array}{l} (SP) - \$0002 \Rightarrow SP \\ \mathsf{RTNH}: \mathsf{RTNL} \Rightarrow \mathsf{M}(\mathsf{SP}): \mathsf{M}(\mathsf{SP+1}) \\ (\mathsf{PC}) + \mathsf{Rel} \Rightarrow \mathsf{PC} \end{array}$

Description: Sets up conditions to return to normal program flow, then transfers control to a subroutine. Uses the address of the instruction after the BSR as a return address. Decrements the SP by two, to allow the two bytes of the return address to be stacked. Stacks the return address (the SP points to the high-order byte of the return address). Branches to a location determined by the branch offset. Subroutines are normally terminated with an RTS instruction, which restores the return address from the stack.

Source Form	Address Mode	Object Code	Access Detail HCS12		
BSR rel8	REL	07 rr	SPPP		

RTS

Return from Subroutine



Operation: $(M(SP) : M(SP+1)) \Rightarrow PCH : PCL; (SP) + $0002 \Rightarrow SP$

Description: Restores context at the end of a subroutine. Loads the program counter with a 16-bit value pulled from the stack and increments the stack pointer by two. Program execution continues at the address restored from the stack.

Source Form	Address Mode	Object Code	Access Detail HCS12		
RTS	INH	3D	Ufppp		



Subtract B SUBB

Operation: $(B) - (M) \Rightarrow B$

Description: Subtracts the content of memory location M from the content of accumulator B and places the result in B. For subtraction instructions, the C status bit represents a borrow.

- N: Set if MSB of result is set; cleared otherwise
- Z: Set if result is \$00; cleared otherwise
- V: B7 M7 R7 + B7 M7 R7
 Set if a two's complement overflow resulted from the operation; cleared otherwise
- C: B7 M7 + M7 R7 + R7 B7
 Set if the value of the content of memory is larger than the value of the accumulator; cleared otherwise

0	Address	Object Code	Access Detail
Source Form	Mode	Object Code	HCS12
SUBB #opr8i	IMM	C0 ii	P
SUBB opr8a	DIR	D0 dd	rPf
SUBB opr16a	EXT	F0 hh ll	rPO
SUBB oprx0_xysp	IDX	E0 xb	rPf
SUBB oprx9,xysp	IDX1	E0 xb ff	rPO
SUBB oprx16,xysp	IDX2	E0 xb ee ff	frPP
SUBB [D,xysp]	[D,IDX]	E0 xb	fIfrPf
SUBB [oprx16,xysp]	[IDX2]	E0 xb ee ff	fIPrPf