First:\_\_\_\_\_ Last:\_\_

This is a closed book exam. You must put your answers on this piece of paper only. You have 50 minutes, so allocate your time accordingly. *Please read the entire quiz before starting*.

(5) Question 1. Assume an 8-bit signed integer format. If the binary is %11010100, what is the corresponding decimal value of this signed integer?

(5) Question 2. What type of memory on the 9S12 is volatile? If there is more than one type, just list one of them.

(5) Question 3. What will be the value of the carry (C) bit after executing the following?
 ldaa #110
 suba #140

(5) Question 4. What will be the value of the overflow (V) bit after executing the following?
 ldab #-90
 addb #-100

(5) Question 5. Consider the result of executing the following two 9S12 assembly instructions.
 ldaa #\$C2
 asra

Part a) What is the value in Register A after two instructions are executed? Give the answer in hexadecimal or in binary.

Part b) What is the value of the C bit after these two instructions are executed?

(5) Question 6. Assume we wish to begin execution at \$5000. Show the assembly code that establishes the reset vector.

(10) Question 7. Assume PC is \$4210, and the SP is initially \$3FF6. Show the simplified bus cycles occurring when the **bsr** instruction is executed. In the "**changes**" column, specify which registers get modified during that cycle, and the corresponding new values. Do not worry about changes to the CCR. *Just show the one instruction*.

\$4210	07E0	]	osr MyFunction
R/W	Addr	Data	Changes to A,B,X,Y,S,PC,IR,EAR

For questions 8, 9 and 10, don't worry about initializing the variables, establishing the reset vector, creating a main program, or initializing the stack.

(20) Question 8. We wish to make PT5 an output and PT2 an input. You may use these definitions. PTT equ \$0240

## DDRT equ \$0242

Part a) Write assembly code that makes PT5 an output and PT2 an input. Comments are required.

Part b) Write assembly code that sets PT5 to 1 if PT2 is 0, and does not change PT5 if PT2 is 1. Comments are required. +2 point bonus if both parts of Q8 are friendly.

(20) Question 9. You will write a subroutine with two 8-bit unsigned inputs and one 8-bit unsigned output. The inputs are passed in using **RegA** and **RegB**. The result is returned in **RegA**. The subroutine implements the **RegA=RegA-RegB**. Implement the floor operation, such that if an unsigned overflow occurs, set the output to the minimum value, **RegA=0**.

(20) Question 10. There are two 16-bit signed variables, called Input and Output. Write assembly code that checks the Input, and if Input is less than -100, then the code sets the Output to 200. Conversely if Input is greater than or equal to -100, then the code sets Output to 0.

org \$0800 Input rmb 2 ;signed 16-bit integer Output rmb 2 ;signed 16-bit integer org \$4000

aba abx abv adca 8-bit add with carry to RegA adca 8-bit add with carry to KegA adcb 8-bit add with carry to RegB adda 8-bit add to RegA addb 8-bit add to RegB addd 16-bit add to RegD anda 8-bit logical and to RegA andb 8-bit logical and to RegB andcc 8-bit logical and to RegCC asl/lsl 8-bit left shift Memory asla/lsla 8-bit left shift RegA aslb/lslb 8-bit arith left shift RegB asld/lsld 16-bit left shift RegD asr 8-bit arith right shift Memory asra 8-bit arith right shift to RegA asrb 8-bit arith right shift to RegB bcc branch if carry clear bclr bit clear in memory bclr PTT,#\$01 bcs branch if carry set beq branch if result is zero (Z=1) bge branch if signed ≥ bgnd enter background debug mode bgt branch if signed > by branch if unsigned > bits branch if unsigned > bits branch if unsigned > bits 8-bit and with RegA, sets CCR jmp jump always bits 8-bit and with RegB, sets CCR jsr jump to subroutine ble branch if signed ≤ bits branch if unsigned < branch if unsigned < branch if unsigned ≤ bits branch if unsigned < branch if unsigned < branch if unsigned < branch if signed < branch if signed < branch if signed < branch if result is negative (N=1) branch if result is nonzero (Z=0) branch if result is positive (N=0) branch if signed ≤ branch if result is positive (N=0) branch if signed ≤ branch if signed ≤ branch if result is positive (N=0) branch if signed ≤ branch if signed ≤ branch if result is positive (N=0) branch if signed ≤ branch if signed ≤ branch if result is positive (N=0) branch if signed ≤ branch if signed ≤ branch if signed ≤ branch if result is positive (N=0) branch if signed ≤ branch if signed ≤ branch if signed ≤ branch if signed ≤ branch if result is positive (N=0) branch if signed ≤ branch if signed ≤ branch if signed ≤ branch if signed ≤ branch if result is positive (N=0) branch if signed ≤ branch if result is positive (N=0) branch if signed ≤ branch branch if unsigned > bhi branch always bra brclr branch if bits are clear brclr PTT,#\$01,loop brn branch never brset branch if bits are set brset PTT,#\$01,loop bset bit set clear in memory bset PTT,#\$04 bsr branch to subroutine bvc branch if overflow clear bsrDranch if overflow clearDranch if overflow clearbvsbranch if overflow setlbvslong branch if overflow clearcallsubroutine in expanded memoryldaa8-bit load memory into RegAcba8-bit compare RegA with RegBldab8-bit load memory into RegBclcclear carry bit, C=0ldd16-bit load memory into RegSPclr8-bit memory clearldx16-bit load memory into RegXclraRegA clearldy16-bit load memory into RegYclraRegB clearldy16-bit load effective addr to SPclvclear overflow bit, V=0leas16-bit load effective addr to Ycmpb8-bit logical complement to memorylsra8-bit logical right shift RegBcomb8-bit logical complement to RegAlsrb8-bit logical right shift RegBcomb8-bit logical complement to RegBlsrd16-bit logical right shift RegBcpd16-bit compare RegA with memorymaxa8-bit logical right shift RegBcpd16-bit compare RegD with memorymaxa8-bit logical right shift RegBcpd16-bit compare RegD with memorymaxa8-bit logical right shift RegBcpd16-bit compare RegY with memorymaxa8-bit unsigned maximum in RegAcpd16-bit compare RegY with memorymaxa8-bit unsigned minimum in memorycpd16-bit decimal adjust accumulatormina8-bit unsigned minimum in memorydbeqdecrement and branch if result=0minm8-bit unsigned minimum in memory< dbeq Y,loop dbne decrement and branch if result  $\neq 0$ dbne A,loop dec 8-bit decrement memory deca 8-bit decrement RegA decb 8-bit decrement RegB des 16-bit decrement RegSP dex 16-bit decrement RegX

8-bit add RegA=RegA+RegBdey16-bit decrement RegYunsigned add RegX=RegX+RegBedivRegY=(Y:D)/RegX, unsigned divideunsigned add RegY=RegY+RegBedivsRegY=(Y:D)/RegX, signed divide8-bit add with carry to RegAemacs16 by 16 signed mult, 32-bit add8-bit add to RegAemaxm16-bit unsigned maximum in RegD8-bit add to RegBemind16-bit unsigned maximum in memory emind 16-bit unsigned minimum in RegD eminm 16-bit unsigned minimum in memory emul RegY:D=RegY\*RegD unsigned mult emuls RegY:D=RegY\*RegD signed mult eora 8-bit logical exclusive or to RegA eorb 8-bit logical exclusive or to RegB etbl 16-bit look up and interpolation exg exchange register contents exg X,Y fdiv unsigned fract div, X=(65536\*D)/X ibeq increment and branch if result=0 ibeq Y,loop ibne increment and branch if result≠0 ibne A,loop idiv 16-bit unsigned div, X=D/X, D=rem idiv 16-bit unsigned div, X=D/X, D=rem inc 8-bit increment memory inca 8-bit increment RegA incb 8-bit increment RegB ins 16-bit increment RegSP inx 16-bit increment RegX iny 16-bit increment RegY lble long branch if signed ≤ lblo long branch if unsigned < lbls long branch if unsigned ≤ lblt long branch if signed <
lbmi long branch if result is negative</pre> lbne long branch if result is nonzero lbpl long branch if result is positive lbra long branch always lbrn long branch always lbrn long branch never lbvc long branch if overflow clear lbvs long branch if overflow set ldaa 8-bit load memory into RegA movb 8-bit move memory to memory movb #100,PTT movw 16-bit move memory to memory movw #13,SCIBD mul RegD=RegA\*RegB neg 8-bit 2's complement negate memor nega 8-bit 2's complement negate RegA negb 8-bit 2's complement negate RegB 8-bit 2's complement negate memory

oraa orab orcc psha pshb	8-bit logical or to RegA 8-bit logical or to RegB 8-bit logical or to RegCC push 8-bit RegA onto stack push 8-bit RegB onto stack
pshc	push 8-bit RegCC onto stack
pshd	push 16-bit RegD onto stack
psha pshx	push 16-bit RegX onto stack
pshy	push 16-bit RegY onto stack
pula	pop 8 bits off stack into RegA
pula pulb	pop 8 bits off stack into RegB
pulc	pop 8 bits off stack into RegCC
puld	pop 16 bits off stack into ReqD
pulx	pop 16 bits off stack into RegX
puly	pop 16 bits off stack into RegY
rev	Fuzzy logic rule evaluation
revw	weighted Fuzzy rule evaluation
rol	8-bit roll shift left Memory
rola	8-bit roll shift left RegA
rolb	8-bit roll shift left RegB
ror	8-bit roll shift right Memory
rora	8-bit roll shift right RegA
rorb	8-bit roll shift right RegB
rtc	return sub in expanded memory
rti	return from interrupt
rts	return from subroutine
sba	8-bit subtract RegA-RegB
sbca	8-bit sub with carry from RegA
sbcb	8-bit sub with carry from RegB
sec	set carry bit, C=1
sei	set I=1, disable interrupts
sev	set overflow bit, V=1
sex	sign extend 8-bit to 16-bit reg sex B,D

staa	8-bit store memory from ReqA
stab	
std	
sts	16-bit store memory from SP
stx	16-bit store memory from RegX
sty	
	8-bit sub from RegA
	8-bit sub from RegB
subd	2
swi	
tab	transfer A to B
tap	transfer A to CC
tba	
tbeq	
cocq	tbeg Y, loop
tbl	8-bit look up and interpolation
tbne	test and branch if result≠0
	tbne A,loop
tfr	transfer register to register
	tfr X,Y
tpa	transfer CC to A
trap	illegal instruction interrupt
trap	5 1 1
tst	8-bit compare memory with zero
tsta	8-bit compare RegA with zero
tstb	1 5
tsx	
tsy	
txs	
tys	transfer Y to S
wai	wait for interrupt
wav	weighted Fuzzy logic average
	exchange RegD with RegX
xgdy	exchange RegD with RegY

example	addressing mode	Effective Address			
ldaa #u	immediate	No EA			
ldaa u	direct	EA is 8-bit address (0 to 255)			
ldaa U	extended	EA is a 16-bit address			
ldaa m,r	5-bit index	EA=r+m (-16 to 15)			
ldaa v,+r	pre-increment	r=r+v, EA=r (1 to 8)			
ldaa v,-r	pre-decrement	r=r-v, EA=r (1 to 8)			
ldaa v,r+	post-increment	EA=r, $r=r+v$ (1 to 8)			
ldaa v,r-	post-decrement	EA=r, $r=r-v$ (1 to 8)			
ldaa A,r	Reg A offset	EA=r+A, zero padded			
ldaa B,r	Reg B offset	EA=r+B, zero padded			
ldaa D,r	Reg D offset	EA=r+D			
ldaa q,r	9-bit index	EA=r+q (-256 to 255)			
ldaa W,r	16-bit index	EA=r+W (-32768 to 65535)			
ldaa [D,r]	D indirect	EA={r+D}			
ldaa [W,r]	indirect	EA={r+W} (-32768 to 65535)			

Freescale 6812 addressing modes **r** is **X**, **Y**, **SP**, or **PC** 

eeseene o			5	15
Pseudo op			meaning	
org				Specific absolute address to put subsequent object code
=	equ			Define a constant symbol
set				Define or redefine a constant symbol
dc.b	db	fcb	.byte	Allocate byte(s) of storage with initialized values
fcc				Create an ASCII string (no termination character)
dc.w	dw	fdb	.word	Allocate word(s) of storage with initialized values
dc.l	dl		.long	Allocate 32-bit long word(s) of storage with initialized values
ds	ds.	b rmb	.blkb	Allocate bytes of storage without initialization
ds.w			.blkw	Allocate bytes of storage without initialization
ds.l			.blkl	Allocate 32-bit words of storage without initialization

**BSR** 



## **Branch to Subroutine**

**Operation:**  $(SP) - \$0002 \Rightarrow SP$ RTNH : RTNL  $\Rightarrow M(SP) : M(SP+1)$ (PC) + Rel  $\Rightarrow$  PC

**Description:** Sets up conditions to return to normal program flow, then transfers control to a subroutine. Uses the address of the instruction after the BSR as a return address. Decrements the SP by two, to allow the two bytes of the return address to be stacked. Stacks the return address (the SP points to the high-order byte of the return address). Branches to a location determined by the branch offset. Subroutines are normally terminated with an RTS instruction, which restores the return address from the stack.

Source Form	Address Mode	Object Code	Access Detail HCS12
BSR rel8	REL	07 rr	SPPP

SBA	Subtract Accumulators	SBA		
Operation:	$\begin{array}{l} (A)-(B)\Rightarrow A\\ \\ \text{Subtracts the content of accumulator B from the content of accumulator}\\ A \ \text{and places the result in A. The content of B is not affected. For}\\ \\ \text{subtraction instructions, the C status bit represents a borrow.} \end{array}$			
Description:				
CCR Details:	S       X       H       I       N       Z       V       C         -       -       -       -       Δ       Δ       Δ         N:       Set if MSB of result is set; cleared otherwise         Z:       Set if result is \$00; cleared otherwise         V:       A7 • B7 • R7 + A7 • B7 • R7         Set if a two's complement overflow resulted from cleared otherwise	m the operation;		
	C: A7 • B7 + B7 • R7 + R7 • A7 Set if the absolute value of B is larger than the a cleared otherwise	ibsolute value of A;		