(4) Question 1. Logic currently uses binary because it is fast, low power, and very small. In the future, an EE319K student invents ternary logic that is faster, smaller and lower power than binary. This means each ternary bit can be 0, 1, or 2. Ternary means base 3 in the same way binary means base 2. What is the value of the unsigned four-digit ternary number 1021? Give your answer as a decimal number.

(3) Question 2. Answer true/false for each of the following three statements

Part a) The stack pointer (SP) points to the data on top of the stack. 

Part b) I add three numbers by executing adda twice. The order in which I add the numbers affects the final value of RegA.

Part c) Dropout error can occur on a logical left shift (e.g., lsla).

(4) Question 3. Consider the following two instructions

\[
\begin{align*}
  & \text{ldab} \ -6 \\
  & \text{subb} \ #251 \\
\end{align*}
\]

What will be the value of the overflow (V) bit? 

What will be the value of the carry (C) bit?

(4) Question 4. What is the binary representation of 8-bit signed number -11?
(20) **Question 5.** Interface the LED to PT0. The desired LED operating point is 2.0V at 25 mA. At 25 mA you can assume the $V_{OL}$ of the 7406 will be 0.5 V. Interface the switch to PP0 using positive logic. No software is required in this question, and you may assume PT0 is an output and PP0 an input. Your bag of parts includes the switch, the 7406, the LED, and one resistor each of the values \{1Ω, 10Ω, 100Ω, 1kΩ, 10kΩ, 100kΩ and 1MΩ\}. Pick the best resistors to use (you will not need them all.)

![Diagram of circuit](image)

(5) **Question 6.** Assume PC is $4200$, and Register X is $1234$. You may assume all RAM locations are initially 0. Show the simplified bus cycles occurring when the `stx` instruction is executed. In the “changes” column, specify which registers get modified during that cycle, and the corresponding new values. Do not worry about changes to the CCR. *Just show the one instruction.*

```
$4200 7E3000    stx $3000
```

<table>
<thead>
<tr>
<th>R/W</th>
<th>Addr</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

For questions 7 8, and 9, don’t worry about establishing the reset vector, creating a main program, or initializing the stack pointer. You may use RAM-based global variables. Include comments. You may use the following definitions

```
PTT   equ  $0240
DDRT  equ  $0242
```
(20) **Question 7.** Assume seven positive logic switches are connected to PT6-PT0, and one LED is connected to PT7. Assume the direction register is properly initialized. Write an assembly language subroutine that sets PT7=1, if PT0=1, PT2=0, and PT6=0, regardless of the other 4 switches. For all other patterns of input switches, do not change the PT7 output.

(20) **Question 8.** Write an assembly language subroutine that adds two unsigned 16-bit numbers. The two inputs are passed in Register X and Register Y, and the result is returned in Register D. Implement ceiling, such that if the sum is too big for 16 bits, return 65535.
(20) **Question 9.** Write an assembly language subroutine that counts the number of binary bits that are zero in an 8-bit number. The 8-bit input parameter is passed in Register A and the result is returned in Register B. For example, if Register A = %00000001, return Register B=7 because there are 7 binary zeros. If Register A = %11111001, return Register B =2 because there are 2 binary zeros.
**STX**

**Store Index Register X**

**Operation:**

\[(X_H : X_L) \implies M : M + 1\]

**Description:** Stores the content of index register X in memory. The most significant byte of X is stored at the specified address, and the least significant byte of X is stored at the next higher byte address (the specified address plus one).

<table>
<thead>
<tr>
<th>Source Form</th>
<th>Address Mode</th>
<th>Object Code</th>
<th>HCS12 Access Detail</th>
</tr>
</thead>
<tbody>
<tr>
<td>STX opr8a</td>
<td>DIR</td>
<td>5E dd</td>
<td>PW</td>
</tr>
<tr>
<td>STX opr16a</td>
<td>EXT</td>
<td>7E hh ll</td>
<td>PWO</td>
</tr>
<tr>
<td>STX oprx0_xyssp</td>
<td>IDX</td>
<td>6E xb</td>
<td>PW</td>
</tr>
<tr>
<td>STX oprx9,xyssp</td>
<td>IDX1</td>
<td>6E xb ff</td>
<td>PWO</td>
</tr>
<tr>
<td>STX oprx16,xyssp</td>
<td>IDX2</td>
<td>6E xb ee ff</td>
<td>PWP</td>
</tr>
</tbody>
</table>

---

**BSR**

**Branch to Subroutine**

**Operation:**

\[(SP) – $0002 \implies SP\]

\[RTNH : RTNL \implies M(SP) : M(SP+1)\]

\[(PC) + \text{Rel} \implies PC\]

**Description:** Sets up conditions to return to normal program flow, then transfers control to a subroutine. Uses the address of the instruction after the BSR as a return address. Decrements the SP by two, to allow the two bytes of the return address to be stacked. Stacks the return address (the SP points to the high-order byte of the return address). Branches to a location determined by the branch offset. Subroutines are normally terminated with an RTS instruction, which restores the return address from the stack.

<table>
<thead>
<tr>
<th>Source Form</th>
<th>Address Mode</th>
<th>Object Code</th>
<th>Access Detail</th>
</tr>
</thead>
<tbody>
<tr>
<td>BSR rel8</td>
<td>REL</td>
<td>07 rr</td>
<td>SPPP</td>
</tr>
</tbody>
</table>

---

**RTS**

**Return from Subroutine**

**Operation:**

\[(M(SP) : M(SP+1)) \implies PCH : PCL; (SP) + $0002 \implies SP\]

**Description:** Restores context at the end of a subroutine. Loads the program counter with a 16-bit value pulled from the stack and increments the stack pointer by two. Program execution continues at the address restored from the stack.

<table>
<thead>
<tr>
<th>Source Form</th>
<th>Address Mode</th>
<th>Object Code</th>
<th>Access Detail</th>
</tr>
</thead>
<tbody>
<tr>
<td>RTS</td>
<td>INH</td>
<td>3D</td>
<td>UfPPP</td>
</tr>
</tbody>
</table>
**SUBBB**

**Operation:** \((B) - (M) \Rightarrow B\)

**Description:** Subtracts the content of memory location \(M\) from the content of accumulator \(B\) and places the result in \(B\). For subtraction instructions, the \(C\) status bit represents a borrow.

- **N:** Set if MSB of result is set; cleared otherwise
- **Z:** Set if result is $00$; cleared otherwise
- **V:** \(B^7 \cdot M^7 \cdot R^7 + B^7 \cdot M^7 \cdot R^7\)
  Set if a two's complement overflow resulted from the operation; cleared otherwise
- **C:** \(B^7 \cdot M^7 + M^7 \cdot R^7 + R^7 \cdot B^7\)
  Set if the value of the content of memory is larger than the value of the accumulator; cleared otherwise

<table>
<thead>
<tr>
<th>Source Form</th>
<th>Address Mode</th>
<th>Object Code</th>
<th>Access Detail</th>
</tr>
</thead>
<tbody>
<tr>
<td>SUBB #opr8i</td>
<td>IMM</td>
<td>C0 ii</td>
<td>P</td>
</tr>
<tr>
<td>SUBB opr8a</td>
<td>DIR</td>
<td>D0 dd</td>
<td>rPf</td>
</tr>
<tr>
<td>SUBB opr16a</td>
<td>EXT</td>
<td>F0 hh ll</td>
<td>rPO</td>
</tr>
<tr>
<td>SUBB oprx0.xyps</td>
<td>IDX</td>
<td>E0 xb</td>
<td>rPf</td>
</tr>
<tr>
<td>SUBB oprx9.xyps</td>
<td>IDX1</td>
<td>E0 xb ff</td>
<td>rPO</td>
</tr>
<tr>
<td>SUBB oprx16,xyps</td>
<td>IDX2</td>
<td>E0 xb ee ff</td>
<td>frPP</td>
</tr>
<tr>
<td>SUBB [D,xyps]</td>
<td>[D,IDX]</td>
<td>E0 xb</td>
<td>fIfPf</td>
</tr>
<tr>
<td>SUBB [opr16.xyps]</td>
<td>[IDX2]</td>
<td>E0 xb ee ff</td>
<td>fIPrPf</td>
</tr>
</tbody>
</table>

**ADDA**

**Operation:** \((A) + (M) \Rightarrow A\)

**Description:** Adds the content of memory location \(M\) to accumulator \(A\) and places the result in \(A\).

- **N:** Set if MSB of result is set; cleared otherwise
- **Z:** Set if result is $00$; cleared otherwise
- **V:** \(A^7 \cdot M^7 \cdot R^7 + A^7 \cdot M^7 \cdot R^7\)
  Set if two's complement overflow resulted from the operation; cleared otherwise
- **C:** \(A^7 \cdot M^7 + M^7 \cdot R^7 + R^7 \cdot A^7\)
  Set if there was a carry from the MSB of the result; cleared otherwise